Browse using
OpenLink Faceted Browser
OpenLink Structured Data Editor
LodLive Browser
Formats
RDF:
N-Triples
N3
Turtle
JSON
XML
OData:
Atom
JSON
Microdata:
JSON
HTML
Embedded:
JSON
Turtle
Other:
CSV
JSON-LD
Faceted Browser
Sparql Endpoint
About:
Logic synthesis
An Entity of Type:
Thing
,
from Named Graph:
http://dbpedia.org
,
within Data Space:
dbpedia.org
Converting abstract operations into digital logic systems
Property
Value
dbo:
description
فرایندی که فرم انتزاعی از رفتار مدار به خواهد داد
(fa)
Entwurf von Logik-Bausteinen
(de)
Converting abstract operations into digital logic systems
(en)
процесс получения списка соединений логических вентилей из абстрактногой модели поведения логической схемы
(ru)
convertit une représentation abstraite d'un circuit en son format logique numérique
(fr)
Conversió d'operacions abstractes en sistemes lògics digitals
(ca)
dbo:
thumbnail
wiki-commons
:Special:FilePath/Baops.gif?width=300
dbo:
wikiPageExternalLink
http://ticsp.cs.tut.fi/images/a/a5/Stari-radovi-report.pdf
http://web.cecs.pdx.edu/~mperkows/=PUBLICATIONS/PER/G1995/survey.pdf
https://web.archive.org/web/20170809064702/http:/ticsp.cs.tut.fi/images/a/a5/Stari-radovi-report.pdf
https://web.archive.org/web/20210328181709/http:/web.cecs.pdx.edu/~mperkows/=PUBLICATIONS/PER/G1995/survey.pdf
dbo:
wikiPageWikiLink
dbr
:VHDL
dbr
:High-level_synthesis
dbr
:Boolean_differential_calculus
dbr
:Bell_Labs
dbr
:University_of_California,_Berkeley
dbr
:University_of_California,_Los_Angeles
dbr
:George_Boole
dbc
:Computer_engineering
dbr
:IBM
dbr
:Computer_engineering
dbr
:Electronic_design_automation
dbr
:Verilog
dbr
:Propositional_formula
dbr
:Binary_decision_diagram
dbr
:Control_flow
dbr
:Very-large-scale_integration
dbr
:Circuit_design
dbr
:Electronic_circuit
dbr
:Electric_power
dbr
:Espresso_heuristic_logic_minimizer
dbr
:Computer_program
dbr
:Finite-state_machine
dbr
:Truth_table
dbr
:Boolean_algebra
dbr
:Karnaugh_map
dbr
:Quine–McCluskey_algorithm
dbr
:Programmable_logic_array
dbr
:Bitstream
dbr
:Programmable_logic_device
dbr
:Functional_design
dbr
:Field-programmable_gate_array
dbr
:Boolean_network
dbr
:Functional_verification
dbc
:Digital_electronics
dbc
:Electronic_design
dbc
:Logic_design
dbc
:Electronic_design_automation
dbc
:Electronic_engineering
dbr
:Silicon_compiler
dbr
:Discrete_logic
dbr
:University_of_Colorado,_Boulder
dbr
:Circuit_(electronics)
dbr
:ASIC
dbr
:Programmable_array_logic
dbr
:Arithmetic_operations
dbr
:Claude_Elwood_Shannon
dbr
:Boolean_algebra_(logic)
dbr
:Hardware_Description_Language
dbr
:Register_transfer_level
dbr
:Two-level_minimization
dbr
:Logic_gates
dbr
:Logic_minimization
dbr
:RTL_description
dbr
:Springer_Science_&_Business_Media
dbr
:File:Baops.gif
dbp:
cs1Dates
y
(en)
dbp:
date
May 2017
(en)
March 2021
(en)
dbp:
reason
This correctly describes the situation around 1995. We need to expand this to include the changes of the past twenty years.
(en)
dbp:
wikiPageUsesTemplate
dbt
:Cite_book
dbt
:Cite_journal
dbt
:Cite_web
dbt
:Commons_category-inline
dbt
:Digital_systems
dbt
:Distinguish
dbt
:ISBN
dbt
:Main
dbt
:More_citations_needed
dbt
:Reflist
dbt
:See_also
dbt
:Short_description
dbt
:Update_inline
dbt
:Use_dmy_dates
dct:
subject
dbc
:Computer_engineering
dbc
:Digital_electronics
dbc
:Electronic_design
dbc
:Logic_design
dbc
:Electronic_design_automation
dbc
:Electronic_engineering
gold:
hypernym
dbr
:Process
rdf:
type
owl
:Thing
owl
:Thing
rdfs:
label
Logic synthesis
(en)
تصميم منطقي
(ar)
Λογική Σχεδίαση
(el)
Logiksynthese
(de)
Synthèse logique
(fr)
論理合成
(ja)
Síntese lógica
(pt)
Логический синтез
(ru)
Синтез логіки
(uk)
逻辑综合
(zh)
rdfs:
seeAlso
dbr
:Logic_optimization
owl:
differentFrom
dbr
:Synthetic_programming_(HP-41)
owl:
sameAs
freebase
:Logic synthesis
wikidata
:Logic synthesis
dbpedia-de
:Logic synthesis
dbpedia-fr
:Logic synthesis
dbpedia-ja
:Logic synthesis
dbpedia-pt
:Logic synthesis
dbpedia-ru
:Logic synthesis
dbpedia-zh
:Logic synthesis
dbpedia-el
:Logic synthesis
dbpedia-ar
:Logic synthesis
dbpedia-bn
:Logic synthesis
dbpedia-fa
:Logic synthesis
dbpedia-fi
:Logic synthesis
dbpedia-sr
:Logic synthesis
dbpedia-uk
:Logic synthesis
dbpedia-global
:Logic synthesis
prov:
wasDerivedFrom
wikipedia-en
:Logic_synthesis?oldid=1300477405&ns=0
foaf:
depiction
wiki-commons
:Special:FilePath/Baops.gif
foaf:
isPrimaryTopicOf
wikipedia-en
:Logic_synthesis
is
dbo:
academicDiscipline
of
dbr
:Mary_Allen_Wilkes
is
dbo:
wikiPageDisambiguates
of
dbr
:Synthesis
is
dbo:
wikiPageRedirects
of
dbr
:Logic_design
dbr
:Logic_design
dbr
:History_of_logic_synthesis
dbr
:Hardware_compilation
dbr
:List_of_commercial_tools_for_logic_synthesis
dbr
:Logic_Synthesis
is
dbo:
wikiPageWikiLink
of
dbr
:Soft_microprocessor
dbr
:Electronic_circuit_design
dbr
:VHDL
dbr
:ARM7
dbr
:Semiconductor_intellectual_property_core
dbr
:Logic_optimization
dbr
:Garbled_circuit
dbr
:High-level_synthesis
dbr
:And-inverter_graph
dbr
:Boolean_differential_calculus
dbr
:ARM_Cortex-A
dbr
:Physical_verification
dbr
:ARM_architecture_family
dbr
:Synopsys
dbr
:Register-transfer_level
dbr
:Xilinx_ISE
dbr
:Electronic_design_automation
dbr
:Paris_Kanellakis_Award
dbr
:Verilog
dbr
:Bluespec
dbr
:Claude_Shannon
dbr
:Phil_Kaufman_Award
dbr
:ARM9
dbr
:Binary_decision_diagram
dbr
:Circuit_design
dbr
:ARM_Cortex-R
dbr
:Massoud_Pedram
dbr
:Integrated_circuit_design
dbr
:System_on_a_chip
dbr
:Application-specific_integrated_circuit
dbr
:Espresso_heuristic_logic_minimizer
dbr
:List_of_file_formats
dbr
:State_encoding_for_low_power
dbr
:ARM_Cortex-M
dbr
:Chisel_(programming_language)
dbr
:Synthesis
dbr
:NanGate
dbr
:Timing_closure
dbr
:V850
dbr
:Boolean_algebra
dbr
:Edward_J._McCluskey
dbr
:Expert_system
dbr
:Processor_design
dbr
:ARM11
dbr
:SystemVerilog
dbr
:Gene_expression_programming
dbr
:Topological_sorting
dbr
:Hardware_description_language
dbr
:Logic_simulation
dbr
:Design_flow_(EDA)
dbr
:Kurt_Keutzer
dbr
:Hardware_acceleration
dbr
:Simulink
dbr
:Field-programmable_gate_array
dbr
:Elmore_delay
dbr
:Signal_integrity
dbr
:Semiconductor_process_simulation
dbr
:Technical_informatics
dbr
:Tautology_(logic)
dbr
:Atom_(programming_language)
dbr
:Design_closure
dbr
:Cadence_Design_Systems
dbr
:Aart_de_Geus
dbr
:Power_optimization_(EDA)
dbr
:Static_timing_analysis
dbr
:Dual_graph
dbr
:Impulse_C
dbr
:Ashoka's_policy_of_Dhamma
dbr
:Bus_functional_model
dbr
:C_to_HDL
dbr
:Common_Power_Format
dbr
:Delay_calculation
dbr
:XAP_processor
dbr
:Outline_of_electronics
dbr
:High-level_verification
dbr
:Folding_(DSP_implementation)
dbr
:Formal_equivalence_checking
dbr
:Soft_core_(synthesis)
dbr
:Libre-SOC
dbr
:Low-power_FSM_synthesis
dbr
:Signoff_(electronic_design_automation)
dbr
:Digital_design
dbr
:VAX_9000
dbr
:Louise_Trevillyan
dbr
:Logic_design
dbr
:Engineering_change_order
dbr
:Very_Large_Scale_Integration
dbr
:Korea_Women's_Polytechnic
dbr
:History_of_logic_synthesis
dbr
:Hardware_compilation
dbr
:List_of_commercial_tools_for_logic_synthesis
dbr
:Logic_Synthesis
is
foaf:
primaryTopic
of
wikipedia-en
:Logic_synthesis
This content was extracted from
Wikipedia
and is licensed under the
Creative Commons Attribution-ShareAlike 4.0 International