@prefix owl:	<http://www.w3.org/2002/07/owl#> .
@prefix dbr:	<http://dbpedia.org/resource/> .
@prefix dbpedia-es:	<http://es.dbpedia.org/resource/> .
dbr:Field-programmable_gate_array	owl:sameAs	dbpedia-es:Field-programmable_gate_array .
@prefix foaf:	<http://xmlns.com/foaf/0.1/> .
@prefix wikipedia-es:	<http://es.wikipedia.org/wiki/> .
wikipedia-es:Field-programmable_gate_array	foaf:primaryTopic	dbpedia-es:Field-programmable_gate_array .
@prefix dbo:	<http://dbpedia.org/ontology/> .
dbpedia-es:FPGA	dbo:wikiPageRedirects	dbpedia-es:Field-programmable_gate_array .
@prefix rdfs:	<http://www.w3.org/2000/01/rdf-schema#> .
dbpedia-es:Field-programmable_gate_array	rdfs:label	"Field-programmable gate array"@es ;
	rdfs:comment	"Una matriz de puertas l\u00F3gicas programable en campo\u200B\u200B o FPGA (del ingl\u00E9s field-programmable gate array), es un dispositivo programable que contiene bloques de l\u00F3gica cuya interconexi\u00F3n y funcionalidad puede ser configurada en el momento, mediante un  especializado. La l\u00F3gica programable puede reproducir desde funciones tan sencillas como las llevadas a cabo por una puerta l\u00F3gica o un sistema combinacional hasta complejos sistemas en un chip."@es ;
	owl:sameAs	dbpedia-es:Field-programmable_gate_array .
@prefix dct:	<http://purl.org/dc/terms/> .
dbpedia-es:Field-programmable_gate_array	dct:subject	<http://es.dbpedia.org/resource/Categor\u00EDa:Circuitos_integrados_para_electr\u00F3nica_digital> ,
		<http://es.dbpedia.org/resource/Categor\u00EDa:Electr\u00F3nica_digital> .
@prefix category-es:	<http://es.dbpedia.org/resource/Categor\u00EDa:> .
dbpedia-es:Field-programmable_gate_array	dct:subject	category-es:Componentes_activos ,
		category-es:Inventos_de_Estados_Unidos ,
		<http://es.dbpedia.org/resource/Categor\u00EDa:Siglas_de_inform\u00E1tica> ,
		<http://es.dbpedia.org/resource/Categor\u00EDa:Aceleraci\u00F3n_por_hardware> ;
	foaf:isPrimaryTopicOf	wikipedia-es:Field-programmable_gate_array ;
	dbo:wikiPageID	60625 ;
	dbo:wikiPageRevisionID	126808919 .
@prefix ns9:	<http://www.altium.com/> .
dbpedia-es:Field-programmable_gate_array	dbo:wikiPageExternalLink	ns9:fpga .
@prefix ns10:	<https://vhdl.es/> .
dbpedia-es:Field-programmable_gate_array	dbo:wikiPageExternalLink	ns10:tutorial-vhdl ,
		<http://tech.groups.yahoo.com/group/hdl-fpga/> ,
		<http://www.dsp-fpga.com/> ,
		<http://iverilog.icarus.com/> ,
		<http://www.tutorial-reports.com/computer-science/fpga/> ,
		<http://fpga.com.ar> ,
		<http://fpga4fun.com> ,
		<https://web.archive.org/web/20080512064827/http:/video.google.com/videoplay%3Fdocid=-4969729965240981475> ,
		<http://www.modelsim.com/> ,
		<http://www.atmel.com> ,
		<http://www.altera.com> ,
		<http://www.openfpga.org/> ,
		<https://web.archive.org/web/20180809150104/http:/jcraconf.org/> ,
		<https://web.archive.org/web/20110226000636/http:/opencores.org/> ,
		<http://www.microsemi.com/> ,
		<http://www.zeemz.com/> ,
		<http://www.latticesemi.com/> ,
		<http://www.clifford.at/icestorm/> ,
		<http://www.achronix.com/> ,
		<https://www.altera.com/> ,
		<http://www.xilinx.com> ,
		<https://web.archive.org/web/20130323013336/http:/www.fpgafromscratch.com/> .
@prefix ns11:	<https://github.com/cseed/> .
dbpedia-es:Field-programmable_gate_array	dbo:wikiPageExternalLink	ns11:arachne-pnr .
@prefix ns12:	<https://web.archive.org/web/20110724071650/http:/so-logic.net/en/knowledgebase/> .
dbpedia-es:Field-programmable_gate_array	dbo:wikiPageExternalLink	ns12:fpga_universe ,
		<http://www.quicklogic.com/> ,
		<http://www.clifford.at/yosys/> ,
		<http://www.xilinx.com/> ,
		<http://www.atmel.com/> ,
		<http://www.openfpga.org> ,
		<http://www.fpga-faq.org/FPGA_Boards.shtml> ,
		<https://web.archive.org/web/20110615111604/http:/www.fpga-faq.org/> ,
		<http://ghdl.free.fr/> ,
		<http://www.actel.com/> .
@prefix ns13:	<http://sba.accesus.com/software-tools/> .
dbpedia-es:Field-programmable_gate_array	dbo:wikiPageExternalLink	ns13:sba-creator ,
		<http://www.eecg.toronto.edu/~jayar/pubs/brown/survey.html> ,
		<http://gtkwave.sourceforge.net/> ,
		<https://web.archive.org/web/20071011205617/https:/www.synplicity.com/> ,
		<https://web.archive.org/web/20080517171445/http:/www.netrino.com/Articles/ProgrammableLogic/> ,
		<https://web.archive.org/web/20080528021619/http:/www.cypress.com/> ,
		<https://web.archive.org/web/20190627070133/http:/www.fpgacentral.com/> ,
		<https://web.archive.org/web/20070228103802/http:/fpga.com.ar/notas/NotasCompletas.pdf> ,
		<http://www.altera.com/> ,
		<https://web.archive.org/web/20080517104015/http:/www.altera.com/education/univ/materials/manual/unv-lab-manual.html> .
@prefix ns14:	<https://github.com/Obijuan/open-fpga-verilog-tutorial/> .
dbpedia-es:Field-programmable_gate_array	dbo:wikiPageExternalLink	ns14:wiki ,
		<http://sba.accesus.com> ,
		<https://web.archive.org/web/20121101133042/http:/www.tabula.com/> ,
		<https://web.archive.org/web/20080616142627/http:/fpga.highbits.com/> ,
		<http://fpgalibre.sourceforge.net/> .
@prefix dbpedia-fr:	<http://fr.dbpedia.org/resource/> .
dbpedia-es:Field-programmable_gate_array	dbo:wikiPageInterLanguageLink	dbpedia-fr:Circuit_logique_programmable .
@prefix xsd:	<http://www.w3.org/2001/XMLSchema#> .
dbpedia-es:Field-programmable_gate_array	dbo:wikiPageLength	"20123"^^xsd:nonNegativeInteger .
@prefix prop-es:	<http://es.dbpedia.org/property/> .
dbpedia-es:Field-programmable_gate_array	prop-es:url	<http://www.openfpga.org/> ;
	prop-es:date	20070710211329 .
@prefix prov:	<http://www.w3.org/ns/prov#> .
dbpedia-es:Field-programmable_gate_array	prov:wasDerivedFrom	<http://es.wikipedia.org/wiki/Field-programmable_gate_array?oldid=126808919&ns=0> ;
	dbo:abstract	"Una matriz de puertas l\u00F3gicas programable en campo\u200B\u200B o FPGA (del ingl\u00E9s field-programmable gate array), es un dispositivo programable que contiene bloques de l\u00F3gica cuya interconexi\u00F3n y funcionalidad puede ser configurada en el momento, mediante un  especializado. La l\u00F3gica programable puede reproducir desde funciones tan sencillas como las llevadas a cabo por una puerta l\u00F3gica o un sistema combinacional hasta complejos sistemas en un chip. Las FPGA se utilizan en aplicaciones similares a los ASIC sin embargo son m\u00E1s lentas, tienen un mayor consumo de energ\u00EDa y no pueden abarcar sistemas tan complejos como ellos. A pesar de esto, las FPGA tienen las ventajas de ser reprogramables (lo que a\u00F1ade una enorme flexibilidad al flujo de dise\u00F1o), sus costes de desarrollo y adquisici\u00F3n son mucho menores para peque\u00F1as cantidades de dispositivos y el tiempo de desarrollo es tambi\u00E9n menor. Ciertos fabricantes cuentan con FPGA que solo se pueden programar una vez, por lo que sus ventajas e inconvenientes se encuentran a medio camino entre los ASIC y las FPGA.Hist\u00F3ricamente las FPGA surgen como una evoluci\u00F3n de los conceptos desarrollados en las PAL y los CPLD."@es .
dbpedia-es:FPGAs	dbo:wikiPageRedirects	dbpedia-es:Field-programmable_gate_array .
dbpedia-es:Field_programmable_gate_array	dbo:wikiPageRedirects	dbpedia-es:Field-programmable_gate_array .
dbpedia-es:Field_Programmable_Gate_Array	dbo:wikiPageRedirects	dbpedia-es:Field-programmable_gate_array .