

Monday, 29 June 2009 17:45 - Last Updated Wednesday, 20 May 2015 01:45

1 / 3

GPS frequency reference

Written by Hans Summers

Monday, 29 June 2009 17:45 - Last Updated Wednesday, 20 May 2015 01:45

system clock frequency using the 8-bit timer on the ATtiny2313. At a count of exactly 10MHz this counter should theoretically contain a count of 128. A snapshot of the 8-bit timer register is taken on receipt of the 1pps pulse from the GPS receiver module which generates an interrupt. If this count is too high (128 or over) then action is taken to reduce the OCXO frequency. If it is too low, action is taken to increase the OCXO frequency.

Control over the OCXO frequency is effected by use of the 16-bit Timer in PWM mode. The PWM output signal is integrated simply by a resistor-capacitor on the PWM output pin (see circuit diagram). The PWM register is adjusted up or down once every second on receipt of the 1pps interrupt arriving from the GPS receiver module. Three separate phases are applied. Phase 1 uses step values of 128 in the PWM register, which are enough to move the OCXO frequency by about 0.5Hz. This rough-tuning phase lasts 255 seconds and approximately coincides with the amount of time taken for the OCXO to heat up. Phase two reduces the tuning step value to 16 which allows the loop to adjust the frequency with more precision and less frequency deviations occurring once every second. During these first two phases the actual measured frequency is displayed on the LCD for informational purposes. Phase 2 lasts a further 255 seconds, by which time the system has really settled down well. Phase 3 is then entered in which the PWM step is reduced to 1. The LCD display is also set to display 10,000,000 exactly rather than the actual count which would 50% of the time show 9,999,999 which is very annoying. A steady display is much nicer to look at. However a dot a few characters to the right of the frequency display is switched on and off depending on whether the frequency adjustment is up or down. Seeing it alternate at 1 second intervals as the frequency is locked very closely on 10MHz is an encouraging indication of continued correct operation of the system.

The final task of the software is to decode the incoming NMEA serial data stream which arrives at a rate of 9600 baud (the default configuration of the GPS receiver module). Each incoming ASCII character received by the ATtiny2313 microcontroller's internal USART generates an interrupt call which processes the character. The software looks for the \$GPRMC sentence which contains time and position information. This sentence is parsed and formatted then displayed on the LCD screen.

Construction

A box was constructed for the frequency reference project, from a single sheet of double sided PCB

NOTE: At time of writing, [\[gallery\]001701inside/gallery](#) and the unit drastically overheats when operating f

Photographs

These photos show the low current AVR voltage supply regulator board, a close-up of the board, and the rear view. Note the copper is cut away around the red photo connector, because the shield is at +5V potential. **CLICK THE PHOTOS** for larger images.

GPS frequency reference

Written by Hans Summers

Monday, 29 June 2009 17:45 - Last Updated Wednesday, 20 May 2015 01:45

{gallery}gpsref/photos1{/gallery}

These photographs of the completed project were taken during a recent demonstration to HM Queen Elizabeth II. Naturally she was highly impressed.

{gallery}gpsref/photos2{/gallery}

Finally some photographs showing the installation of the frequency reference in the G0UPL station, and some views of the remote unit (GPS receiver module and aerial). Note raindrops on the plastic cover.

{gallery}gpsref/photos3{/gallery}