Skip to content

Pull requests: riscv-collab/riscv-openocd

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Pull requests list

target/riscv/riscv.c: support auto-selection of software breakpoint size
#1273 opened Jul 3, 2025 by AlexandraKulyatskaya Loading… updated Jul 3, 2025
target/riscv: fix riscv_mmu behaviour
#1256 opened May 14, 2025 by fk-sc Loading… updated Jun 30, 2025
target/riscv: extend trigger controls
#1261 opened May 28, 2025 by lz-bro Loading… updated Jun 26, 2025
target/riscv: Add support for external triggers
#1243 opened Mar 31, 2025 by lz-bro Loading… updated Jun 23, 2025
target/riscv: access registers via reg->type
#1269 opened Jun 20, 2025 by en-sc Loading… updated Jun 20, 2025
target/riscv: warn about truncating register values
#1268 opened Jun 20, 2025 by en-sc Loading… updated Jun 20, 2025
Merge up to afbd01b0a46f3a81fe6076c002ad66973dcfb64c from upstream
#1267 opened Jun 20, 2025 by en-sc Loading… updated Jun 20, 2025
riscv_openocd_poll(): fix premature termination of algorithms under SMP
#1259 opened May 19, 2025 by Wren6991 Loading… updated Jun 19, 2025
Add dcsr cetrig control
#1255 opened May 13, 2025 by lz-bro Loading… updated Jun 19, 2025
target/riscv: active dm before get nextdm
#1252 opened May 6, 2025 by lz-bro Loading… updated Jun 19, 2025
target/riscv: Fix some timeout check order
#1265 opened Jun 13, 2025 by lz-bro Loading… updated Jun 19, 2025
target/riscv: Adjust to upstream coding style
#1254 opened May 6, 2025 by berolinux Loading… updated May 23, 2025
target/riscv: Regenerate debug_defines.{c,h} from current riscv-debug…
#1253 opened May 6, 2025 by berolinux Loading… updated May 23, 2025
target/riscv: add is_virtual parameter to memory access method
#1241 opened Mar 18, 2025 by fk-sc Loading… updated May 23, 2025
target/riscv: fix address translation in hypervisor mode
#1258 opened May 15, 2025 by zqb-all Loading… updated May 18, 2025
target/riscv: Add support for external triggers
#1179 opened Dec 2, 2024 by rbradford Loading… updated Mar 3, 2025
target/riscv: make sure target is halted when reset_halt is set
#1214 opened Jan 27, 2025 by jhqian Loading… updated Feb 5, 2025
enable additional platforms in CI
#1121 opened Aug 30, 2024 by aap-sc Loading… updated Jan 16, 2025
Fix error on exit with uninitialized target
#1015 opened Feb 11, 2024 by tom-van Loading… updated Feb 12, 2024
ProTip! no:milestone will show everything without a milestone.