"A 28nm 20.9-137.2 TOPS/W Output-Stationary SRAM Compute-in-Memory Macro ..."

Xiaofeng Hu et al. (2025)

> Home

Details and statistics

DOI: 10.1109/CICC63670.2025.10982878

access: closed

type: Conference or Workshop Paper

metadata version: 2025-12-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/HuMMLSS25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/HuMMLSS25
Xiaofeng Hu, HanGyeol Mun, Jian Meng, Yuan Liao, Amitesh Sridharan, Jae-sun Seo:
A 28nm 20.9-137.2 TOPS/W Output-Stationary SRAM Compute-in-Memory Macro Featuring Dynamic Look-ahead Zero Weight Skipping and Runtime Partial Sum Quantization. CICC 2025: 1-3

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.