"Modeling and Analysis of Bus Contention for Hardware Accelerators in FPGA ..."

Francesco Restuccia et al. (2020)

> Home

Details and statistics

DOI: 10.4230/LIPICS.ECRTS.2020.12

access: open

type: Conference or Workshop Paper

metadata version: 2025-05-31

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/ecrts/RestucciaPBMB20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ecrts/RestucciaPBMB20
Francesco Restuccia, Marco Pagani, Alessandro Biondi, Mauro Marinoni, Giorgio C. Buttazzo:
Modeling and Analysis of Bus Contention for Hardware Accelerators in FPGA SoCs. ECRTS 2020: 12:1-12:23

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.