"Architecture of a Single-Chip 50 Gb/s DP-QPSK/BPSK Transceiver With ..."

Diego E. Crivelli et al. (2014)

> Home

Details and statistics

DOI: 10.1109/TCSI.2013.2283673

access: closed

type: Journal Article

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/CrivelliHCBLGFSVA14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/CrivelliHCBLGFSVA14
Diego E. Crivelli, Mario Rafael Hueda, Hugo S. Carrer, Martin Del Barco, Ramiro R. Lopez, Pablo Gianni, Jorge M. Finochietto, Norman Swenson, Paul Voois, Oscar E. Agazzi:
Architecture of a Single-Chip 50 Gb/s DP-QPSK/BPSK Transceiver With Electronic Dispersion Compensation for Coherent Optical Channels. IEEE Trans. Circuits Syst. I Regul. Pap. 61-I(4): 1012-1025 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.