default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID37th DFT 2022: Austin, TX, USA
- Luca Cassano, Sreejit Chakravarty, Alberto Bosio:
IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2022, Austin, TX, USA, October 19-21, 2022. IEEE 2022, ISBN 978-1-6654-5938-9 - Douglas A. dos Santos, André Martins Pio de Mattos
, Lucas M. Luza, Carlo Cazzaniga, Maria Kastriotou, Douglas R. Melo, Luigi Dilillo:
Neutron Irradiation Testing and Analysis of a Fault-Tolerant RISC-V System-on-Chip. 1-6 - Pengzhou He, Yazheng Tu, Ayesha Khalid, Máire O'Neill, Jiafeng Xie:
HPMA-NTRU: High-Performance Polynomial Multiplication Accelerator for NTRU. 1-6 - Zhen Gao, Yinghao Cheng, Pedro Reviriego:
Evaluation of the Effects of SEUs on Configuration Memories in FPGA Implemented QC-LDPC Decoders. 1-6 - Francesco Angione, Paolo Bernardi, Gabriele Filipponi, Claudia Tempesta, Matteo Sonza Reorda, Davide Appello, Vincenzo Tancorre, Roberto Ugioli:
Online scheduling of concurrent Memory BISTs execution at Real-Time Operating-System level. 1-6 - Amlan Ghosh, Saroj Satapathy, Jaydeep P. Kulkarni, Prashant D. Joshi:
Aging Effects On Clock Gated Memory Phase Paths. 1-5 - Zaheer Tabassam, Andreas Steininger:
SET Hardened Derivatives of QDI Buffer Template. 1-6 - Jianan Wen, Andrea Baroni, Eduardo Pérez, Markus Ulbricht, Christian Wenger, Milos Krstic:
Evaluating Read Disturb Effect on RRAM based AI Accelerator with Multilevel States and Input Voltages. 1-6 - Shanshan Liu, Jing Guo, Xiaochen Tang, Pedro Reviriego, Fabrizio Lombardi:
A Polarity-Driven Radiation-Hardened Latch design for Single Event Upset Tolerance. 1-6 - Semiu A. Olowogemo, Hao Qiu, Bor-Tyng Lin, William H. Robinson, Daniel B. Limbrick:
Model-Based Analysis of Single-Event Upset (SEU) Vulnerability of 6T SRAM Using FinFET Technologies. 1-4 - Luca Cassano, Stefano Di Mascio, Alessandro Palumbo, Alessandra Menicucci, Gianluca Furano, Giuseppe Bianchi, Marco Ottavi:
Is RISC-V ready for Space? A Security Perspective. 1-6 - Raghda El Shehaby, Andreas Steininger:
Study and Comparison of QDI Pipeline Components' Sensitivity to Permanent Faults. 1-6 - Stéphane Burel, Adrian Evans, Lorena Anghel:
Improving DNN Fault Tolerance in Semantic Segmentation Applications. 1-6 - Anmol Singh Narwariya, Pabitra Das, Saqib Khursheed, Amit Acharyya:
Operational Age Estimation of ICs using Gaussian Process Regression. 1-5 - Alberto Bosio, Stefano Di Carlo, Maurizio Rebaudengo, Alessandro Savino:
Toward the hardening of real-time operating systems. 1-6 - Hao Qiu, Semiu A. Olowogemo, Bor-Tyng Lin, William H. Robinson, Daniel B. Limbrick:
Understanding time-varying vulnerability accross GPU Program Lifetime. 1-6 - Glenn H. Chapman, Klinsmann J. Coelho Silva Meneses, Israel Koren, Zahava Koren:
Image Degradation due to Interacting Adjacent Hot Pixels. 1-6 - Cristiana Bolchini, Luca Cassano, Antonio Miele, Alessandro Nazzari:
Selective Hardening of CNNs based on Layer Vulnerability Estimation. 1-6 - Edian B. Annink, Gerard K. Rauwerda, Edwin A. Hakkennes, Alessandra Menicucci, Stefano Di Mascio, Gianluca Furano, Marco Ottavi:
Preventing Soft Errors and Hardware Trojans in RISC-V Cores. 1-6 - Corrado De Sio, Sarah Azimi, Luca Sterpone, David Merodio Codinachs:
Analysis of Proton-induced Single Event Effect in the On-Chip Memory of Embedded Process. 1-6 - Christos Georgakidis, Stavros Simoglou, Christos P. Sotiriou:
RADPlace-MS: A Timing-Driven Placer and Optimiser for ASICs Radiation Hardening. 1-6 - Masayoshi Yoshimura, Atsuya Tsujikawa, Hiroshi Yamazaki, Toshinori Hosokawa:
CRLock: A SAT and FALL Attacks Resistant Logic Locking Method at Register Transfer Level. 1-6 - Irith Pomeranz:
Storage-Based Logic Built-In Self-Test with Variable-Length Test Data. 1-6 - Masoomeh Karami, Mohammad Hashem Haghbayan, Masoumeh Ebrahimi, Antonio Miele, Juha Plosila:
Thread-level Parallelism in Fault Simulation of Deep Neural Networks on Multi-Processor Systems. 1-4 - Piyush Beegala, Debapriya Basu Roy, Prasanna Ravi, Shivam Bhasin, Anupam Chattopadhyay, Debdeep Mukhopadhyay:
Efficient Loop Abort Fault Attacks on Supersingular Isogeny based Key Exchange (SIKE). 1-6 - Konstantinos Nomikos, Athanasios Papadimitriou, Mihalis Psarakis, Aggelos Pikrakis, Vincent Beroulle:
Evaluation of Hiding-based Countermeasures against Deep Learning Side Channel Attacks with Pre-trained Networks. 1-6 - Antian Wang, Weihang Tan, Keshab K. Parhi, Yingjie Lao:
Integral Sampler and Polynomial Multiplication Architecture for Lattice-based Cryptography. 1-6 - Nasr-Eddine Ouldei Tebina, Nacer-Eddine Zergainoh, Paolo Maistri:
X-Ray Fault Injection: Reviewing Defensive Approaches from a Security Perspective. 1-4 - Panagiota Nikolaou, Yiannakis Sazeides, Maria K. Michael:
INTERPLAY: An Intelligent Model for Predicting Performance Degradation due to Multi-cache Way-disabling. 1-7 - Praise O. Farayola, Isaac Bruce, Shravan K. Chaganti, Abalhassan Sheikh, Srivaths Ravi, Degang Chen:
Cross-Correlation Approach to Detecting Issue Test Sites in Massive Parallel Testing. 1-6 - Endri Kaja, Nicolas Gerlin, Monideep Bora, Keerthikumara Devarajegowda, Dominik Stoffel, Wolfgang Kunz, Wolfgang Ecker:
MetaFS: Model-driven Fault Simulation Framework. 1-4
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-11-16 00:26 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
