default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDISPASS 2014: Monterey, CA, USA
- 2014 IEEE International Symposium on Performance Analysis of Systems and Software, ISPASS 2014, Monterey, CA, USA, March 23-25, 2014. IEEE Computer Society 2014, ISBN 978-1-4799-3604-5
Keynote I
- Fred Chong:
Bridging the energy-efficiency gap in a future of massive data. 1
Session 1: Best Paper Nominees
- Trevor E. Carlson
, Wim Heirman, Kenzo Van Craeynest, Lieven Eeckhout:
BarrierPoint: Sampled simulation of multi-threaded applications. 2-12 - Anthony Gutierrez, Joseph Pusdesris, Ronald G. Dreslinski, Trevor N. Mudge, Chander Sudanthi, Christopher D. Emmons, Mitchell Hayenga, Nigel C. Paver:
Sources of error in full-system simulation. 13-22 - Jesmin Jahan Tithi, Neal Clayton Crago, Joel S. Emer:
Exploiting spatial architectures for edit distance algorithms. 23-34 - Ahmad Yasin:
A Top-Down method for performance analysis and counters architecture. 35-44
Session 2: Applications and Benchmarks
- Yongbing Huang, Zhongbin Zha, Mingyu Chen, Lixin Zhang:
Moby: A mobile benchmark suite for architectural simulators. 45-54 - Andrew D. Targhetta, Donald E. Owen, Paul V. Gratz:
The design space of ultra-low energy asymmetric cryptography. 55-65 - Juan M. Cebrian, Magnus Jahre, Lasse Natvig:
Optimized hardware for suboptimal software: The case for SIMD-aware benchmarks. 66-75
Session 3: Analytical and Statistical Models
- Georg Ofenbeck, Ruedi Steinmann, Victoria Caparrós Cabezas, Daniele G. Spampinato, Markus Püschel:
Applying the roofline model. 76-85 - Nikos Nikoleris, David Eklov, Erik Hagersten:
Extending statistical cache models to support detailed pipeline simulators. 86-95 - Xiaoyue Pan, Bengt Jonsson:
Modeling cache coherence misses on multicores. 96-105
Session 4: Simulators
- Jun Wang, Jesse G. Beu, Rishiraj A. Bheda, Tom Conte, Zhenjiang Dong, Chad D. Kersey, Mitchelle Rasquinha, George F. Riley, William J. Song, He Xiao, Peng Xu, Sudhakar Yalamanchili:
Manifold: A parallel simulation framework for multicore systems. 106-115 - Yaosheng Fu, David Wentzlaff:
PriME: A parallel and distributed simulator for thousand-core chips. 116-125
Poster Session
- Cao Gao, Anthony Gutierrez, Ronald G. Dreslinski, Trevor N. Mudge, Krisztián Flautner, Geoffrey Blake:
A study of Thread Level Parallelism on mobile devices. 126-127 - Kazuaki Ishizaki, Shahrokh Daijavad, Toshio Nakatani:
Transforming Java programs for concurrency using Double-Checked Locking pattern. 128-129 - Geetika Malhotra, Pooja Aggarwal, Abhishek Sagar, Smruti R. Sarangi:
ParTejas: A parallel simulator for multicore processors. 130-131 - George Kurian, Sabrina M. Neuman, George Bezerra, Anthony Giovinazzo, Srinivas Devadas, Jason E. Miller:
Power modeling and other new features in the Graphite simulator. 132-134 - Wenbo Dai, Natalie D. Enright Jerger:
Accelerating network-on-chip simulation via sampling. 135-136 - Muneeb Khan, Andreas Sandberg, Erik Hagersten:
A case for resource efficient prefetching in multicores. 137-138 - Robin Lamarche-Perrin, Lucas Mello Schnorr, Jean-Marc Vincent, Yves Demazeau:
Evaluating trace aggregation for performance visualization of large distributed systems. 139-140 - Andreas Abel, Jan Reineke:
Reverse engineering of cache replacement policies in Intel microprocessors and their evaluation. 141-142 - William J. Song, Saibal Mukhopadhyay, Sudhakar Yalamanchili:
Energy Introspector: A parallel, composable framework for integrated power-reliability-thermal modeling for multicore architectures. 143-144 - Shin-Ying Lee, Carole-Jean Wu:
Characterizing the latency hiding ability of GPUs. 145-146
Keynote II
- Amer Diwan:
Life lessons and datacenter performance analysis. 147
Session 5: Online Profiling
- David Eklov, Nikos Nikoleris, Erik Hagersten:
A software based profiling method for obtaining speedup stacks on commodity multi-cores. 148-157 - Gabriel Marin, Jack J. Dongarra, Daniel Terpstra:
MIAMI: A framework for application performance diagnosis. 158-168 - Anshuman Gupta, Jack Sampson, Michael Bedford Taylor:
Quality Time: A simple online technique for quantifying multicore execution efficiency. 169-179 - Tobias J. K. Edler von Koch, Björn Franke:
Variability of data dependences and control flow. 180-189
Session 6: Cache and Memory Systems
- Seth H. Pugsley, Jeffrey Jestes, Huihui Zhang, Rajeev Balasubramonian, Vijayalakshmi Srinivasan, Alper Buyuktosunoglu, Al Davis, Feifei Li:
NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads. 190-200 - Andreas Hansson, Neha Agarwal, Aasheesh Kolli, Thomas F. Wenisch, Aniruddha N. Udipi:
Simulating DRAM controllers for future system architecture exploration. 201-210 - Amin Farmahini Farahani, Nam Sung Kim, Katherine Morrow:
Energy-efficient reconfigurable cache architectures for accelerator-enabled embedded systems. 211-220
Session 7: GPUs
- Bo Fang, Karthik Pattabiraman, Matei Ripeanu, Sudhanva Gurumurthi:
GPU-Qin: A methodology for evaluating the error resilience of GPGPU applications. 221-230 - Chao Li, Yi Yang, Hongwen Dai, Shengen Yan, Frank Mueller, Huiyang Zhou:
Understanding the tradeoffs between software-managed vs. hardware-managed caches in GPUs. 231-242
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-11-25 00:34 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
