Architectural-level fault tolerant computation in nanoelectronic processors | IEEE Conference Publication | IEEE Xplore