A study on the performance, complexity tradeoffs of block turbo decoder design
Z Chi, L Song, KK Parhi - … on Circuits and Systems (Cat. No …, 2001 - ieeexplore.ieee.org
Z Chi, L Song, KK Parhi
ISCAS 2001. The 2001 IEEE International Symposium on Circuits and …, 2001•ieeexplore.ieee.orgIn this paper, results from a study of the tradeoffs between VLSI implementation complexity
and performance of block turbo decoder are presented. Specifically, we address low
complexity design strategies on choosing the scaling factor of the log extrinsic information,
reducing the number of hard decision decodings and reducing the complexity of general
hard-decision BCH decoders when soft-decision decodings are utilized.
and performance of block turbo decoder are presented. Specifically, we address low
complexity design strategies on choosing the scaling factor of the log extrinsic information,
reducing the number of hard decision decodings and reducing the complexity of general
hard-decision BCH decoders when soft-decision decodings are utilized.
In this paper, results from a study of the tradeoffs between VLSI implementation complexity and performance of block turbo decoder are presented. Specifically, we address low complexity design strategies on choosing the scaling factor of the log extrinsic information, reducing the number of hard decision decodings and reducing the complexity of general hard-decision BCH decoders when soft-decision decodings are utilized.
ieeexplore.ieee.org
Showing the best result for this search. See all results