Prabhavathi P

6 Followers

gate level modeling verilog hdl delay modeling datatypes in verilog hdl dataflow modeling behaviroural modeling modeling in hdl cad logic synthesis design optimization

Activity
About

Sodc 1 Introduction

8 years ago • 1041 Views

An Introductory course on Verilog HDL-Verilog hdl ppr

7 years ago • 756 Views

Verilog HDL- 2

5 years ago • 281 Views

Verilog HDL - 3

5 years ago • 278 Views

Advanced Low Power Techniques in Chip Design

Dr. Shivananda Koteshwar • 8 years ago

Sodc 1 Introduction

Prabhavathi P • 8 years ago

4 bit uni shift reg

E ER Yash nagaria • 8 years ago

NSEF India - Why become a social entrepreneur now

Indus Khaitan • 15 years ago

Digital signal processors

Prem Ranjan • 10 years ago

Digital Signal Processors - DSP's

Hicham Berkouk • 11 years ago

What is Artificial Intelligence | Artificial Intelligence Tutorial For Beginners | Edureka

Edureka! • 7 years ago

gate level modeling verilog hdl delay modeling datatypes in verilog hdl dataflow modeling behaviroural modeling modeling in hdl cad logic synthesis design optimization

Prabhavathi P

Presentations

Sodc 1 Introduction

An Introductory course on Verilog HDL-Verilog hdl ppr

Verilog HDL- 2

Verilog HDL - 3

Likes

Advanced Low Power Techniques in Chip Design

Sodc 1 Introduction

4 bit uni shift reg

NSEF India - Why become a social entrepreneur now

Digital signal processors

Digital Signal Processors - DSP's

What is Artificial Intelligence | Artificial Intelligence Tutorial For Beginners | Edureka