SlideShare a Scribd company logo
Digital Logic & Design
Lecture 01
Rubya Afrin
Lecturer
Northern University of Business and Technology
Course Outline
CSE 1205: Digital Logic Design C. Hrs. 3.00
Digital logic, Boolean algebra, De Morgan’s Theorem, Boolean function, Canonical forms,
Minimization of Boolean functions, Logic gates and their truth tables, Canonical forms,
Minimization technique, Arithmetic and data handling logic circuits. Decoders, Encoders,
Multiplexer, De-multiplexer. Combinational Circuit Design, Electronic circuits for flip-flop,
counters, registers and memory devices. PLA design, Synchronous and asynchronous logic
design, state diagram, Mealy and Moore machine, state minimization and assignments, pulse
mode design, Fundamental mode design.
Recommended books:
1. Digital Logic & Computer Design : Morris Mano
2. Digital Systems: Principles and : Ronald J. Tocci, Neal S. Widmar,
3. Applications Gregory L. Moss
Grading
Attendance 5
Class test, Assignment, Presentation 25
Mid Term 30
Final Exam 40
Total 100
Analogue Quantities
Continuous Quantity
 Intensity of Light
 Temperature
 Velocity
Digital Values
 Discrete set of values
Continuous Signal
0
5
10
15
20
25
30
35
40
45
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
time
temperature0
C
Digital Representation
1 2
4
7
18
34
25
23
35
37
29
42 41
25
22
0
5
10
15
20
25
30
35
40
45
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
samples
temperature0
C
Digital Systems
 Two Voltage Levels
 Two States
 On/Off
 Black/White
 Hot/Cold
 Stationary/Moving
Binary Number System
 Binary Numbers
 Representing Multiple Values
 Combination of 0v & 5v
Logic Gates
 Building Blocks
 AND, OR and NOT Gates
 NAND, NOR, XOR and XNOR Gates
 Integrated Circuits (ICs)
Logic Gate Symbol and ICs
1
2
3
4
5
6
GND
Vcc
13
12
11
10
9
8
7400
Combinational Circuits
 Combination of Logic Gates
 Adder Combinational Circuit
Adder Combinational Circuit
Sum
Carry
Functional Devices
 Functional Devices
 Adders
 Comparators
 Encoders/Decoders
 Multiplexers/Demultiplexers
Sequential Circuits
 Memory Element
 Current & Previous State
 Flip-Flops
 Counters & Registers
Block Diagram of a Sequential Circuit
Programmable Logic Devices (PLDs)
 Configurable Hardware
 Combinational Circuits
 Sequential Circuits
 Low chip count
 Lower Cost
 Short development time
Memory
 Storage
 RAM (Random Access Memory)
 Read-Write
 Volatile
 ROM (Read-Only Memory)
 Read-Only
 Non-Volatile
Binary Number System
 Two unique numbers 0 and 1
 Base – 2
 A binary digit is a bit
 Combination of bits to represent
larger values
Binary Number System
Decimal Number Binary Number Decimal Number Binary Number
0 0 10 1010
1 1 11 1011
2 10 12 1100
3 11 13 1101
4 100 14 1110
5 101 15 1111
6 110 16 10000
7 111 17 10001
8 1000 18 10010
9 1001 19 10011
Combination of Binary Bits
 Combination of Bits
 100112 = 1910
= (1 x 24
) + (0 x 23
) + (0 x 22
) + (1 x 21
)
+ (1 x 20
)
= (1 x 16) + (0 x 8) + (0 x 4) + (1 x 2)
+ (1 x 1)
= 16 + 0 + 0 + 2 + 1
= 19
Fractions in Binary
 Fractions in Binary
 1011.1012 = 11.625
= (1 x 23
) + (0 x 22
) + (1 x 21
) + (1 x 20
)+ (1 x 2-1
) + (0 x 2-2
) + (1 x 2-3
)
= (1 x 8) + (0 x 4) + (1 x 2) + (1 x 1)+ (1 x 1/2) + (0 x 1/4) + (1 x 1/8)
= 8 + 0 + 2 + 1 + 0.5 + 0 + 0.125
= 11.625
 Floating Point Notations
Decimal-Binary Conversion
 Binary to Decimal Conversion
 Sum-of-Weights
 Adding weights of non-zero terms
 Decimal to Binary Conversion
 Sum-of-Weights (in reverse)
 Repeated Division by 2
Number Weight Result after subtraction Binary
392 256 392-256=136 1
136 128 136-128=8 1
8 54 0
8 32 0
8 16 0
8 8 8-8=0 1
0 4 0
0 2 0
0 1 0
Decimal to binary conversion using
Sum of weight
Decimal-Binary Conversion
 Binary to Decimal Conversion
 Sum-of-Weights
 Adding weights of non-zero terms
2
4 3 2 1
0
10011
(1 2 ) (0 2 ) (0 2 ) (1 2 )
(1 2 )
× + × + × + ×
+ ×
Terms 16,0,0.2 and 1
19
2’s Complement form
 1’s complement form
 2’s complement form
Binary number 01101 (13)
1’s complement 10010
+ 1
2’s complement 10011 (-13)
Addition and Subtraction with 2’s
Complement
0101 +5 0101 +5
0010 +2 1110 -2
0111 +7 10011 +3
1011 -5 1011 -5
1110 -2 0010 +2
11001 -7 1101 -3
BCD (Binary Coded Decimal) Code
Decimal BCD Decimal BCD
0 0000 5 0101
1 0001 6 0110
2 0010 7 0111
3 0011 8 1000
4 0100 9 1001
BCD Addition
 Multi-digit BCD numbers can be added
together
23 0010 0011
45 0100 0101
68 0110 1000
23 0010 0011
48 0100 1000
71 0110 1011
 1011 is illegal BCD number
BCD Addition
 Add a 0110 (6) to an invalid BCD number
 Carry added to the most significant BCD digit
23 0010 0011
48 0100 1000
71 0110 1011
0110
0111 0001
Logic Gates
 Basic Building Blocks
 Logic Gate Symbol
 Unique function
 Truth or Function Table
 Function Expression
 Timing Diagram
AND Gate
 1 output
 2 inputs
 3 inputs
 4 inputs
 Multiple inputs
AND Gate function
Input Output
A B F
0 0 0
0 1 0
1 0 0
1 1 1
 Logical Multiplication function
BAF •= NCBAF ••••= ....
AND Gate Timing Diagram
OR Gate
 1 output
 2 inputs
 3 inputs
 4 inputs
 Multiple inputs
OR Gate function
Input Output
A B F
0 0 0
0 1 1
1 0 1
1 1 1
 Boolean Add function
BAF += NCBAF ++++= ..
OR Gate Timing Diagram
NOT Gate
 1 input
 1 output
NOT Gate function
Input Output
A F
0 1
1 0
 Invert function
AF =
NOT Gate Timing Diagram
AND Gate Applications
 Enable/Disable Device
 Counter counts when it receives pulses
NOT Gate Applications
 1’s Complement
Alternate Representations
NAND Gate
 1 output
 2 inputs
 3 inputs
 4 inputs
 Multiple inputs
NAND Gate function
Input Output
A B F
0 0 1
0 1 1
1 0 1
1 1 0
 NOT-AND function
BAF •= NCBAF ••••= ....
NAND Gate Timing Diagram
t0
t4
t5
t6
t1
t2
t3
A
B
F
NAND Universal Gate
Input Output
A B F
0 0 1
0 1 1
1 0 1
1 1 0
NAND Universal Gate
Input Output Output
A B F1 F
0 0 1 0
0 1 1 0
1 0 1 0
1 1 0 1
NAND Universal Gate
Input Output
A B F
0 0 0
0 1 1
1 0 1
1 1 1
NOR Gate
 1 output
 2 inputs
 3 inputs
 4 inputs
 Multiple inputs
NOR Gate function
Input Output
A B F
0 0 1
0 1 0
1 0 0
1 1 0
 NOT-OR function
BAF += NCBAF ++++= ....
NOR Gate Timing Diagram
Home work: NOR Universal Gate
Questions???
Thank You…

More Related Content

PDF
Binary Arithmetic Operations
Digital System Design
 
PPTX
Number system in Digital Electronics
Janki Shah
 
PPTX
Registers
Sanjeev Patel
 
PPTX
Floating point representation
missstevenson01
 
PPTX
Unit 4-booth algorithm
vishal choudhary
 
PDF
Registers and counters
Heman Pathak
 
PPT
2s complement arithmetic
Sanjay Saluth
 
PPT
Digital logic design part1
Vaagdevi College of Engineering
 
Binary Arithmetic Operations
Digital System Design
 
Number system in Digital Electronics
Janki Shah
 
Registers
Sanjeev Patel
 
Floating point representation
missstevenson01
 
Unit 4-booth algorithm
vishal choudhary
 
Registers and counters
Heman Pathak
 
2s complement arithmetic
Sanjay Saluth
 
Digital logic design part1
Vaagdevi College of Engineering
 

What's hot (20)

PPT
Binary Arithmetic
gavhays
 
PDF
Encoder & Decoder
Syed Saeed
 
PPTX
Microoperations
Rakesh Pillai
 
PPTX
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Satya P. Joshi
 
PPT
Boolean algebra And Logic Gates
Kumar
 
PPTX
Carry look ahead adder
dragonpradeep
 
PPTX
Parity Generator and Parity Checker
Jignesh Navdiya
 
PPTX
DIGITAL ELECTRONICS- Logic Gates
Trinity Dwarka
 
PPTX
Design half ,full Adder and Subtractor
[email protected].
 
PPT
Digital electronics
Afghanistan civil aviation institute
 
PPT
Logic gates presentation
priyanka bisarya
 
PPTX
Digital Electronics - Counters
Jayakrishnan J
 
PPTX
Logic gates
Asuquo Asuquo
 
PDF
JK flip flops
Zakariae EL IDRISSI
 
PPT
Complement
Sudheesh S Madhav
 
PPTX
Multiplication algorithm
Gaurav Subham
 
PPTX
Introduction to Counters
ISMT College
 
PPT
digital logic design number system
Nallapati Anindra
 
PPTX
Ripple Carry Adder
Aravindreddy Mokireddy
 
PPTX
K - Map
Abhishek Choksi
 
Binary Arithmetic
gavhays
 
Encoder & Decoder
Syed Saeed
 
Microoperations
Rakesh Pillai
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Satya P. Joshi
 
Boolean algebra And Logic Gates
Kumar
 
Carry look ahead adder
dragonpradeep
 
Parity Generator and Parity Checker
Jignesh Navdiya
 
DIGITAL ELECTRONICS- Logic Gates
Trinity Dwarka
 
Design half ,full Adder and Subtractor
[email protected].
 
Logic gates presentation
priyanka bisarya
 
Digital Electronics - Counters
Jayakrishnan J
 
Logic gates
Asuquo Asuquo
 
JK flip flops
Zakariae EL IDRISSI
 
Complement
Sudheesh S Madhav
 
Multiplication algorithm
Gaurav Subham
 
Introduction to Counters
ISMT College
 
digital logic design number system
Nallapati Anindra
 
Ripple Carry Adder
Aravindreddy Mokireddy
 
K - Map
Abhishek Choksi
 
Ad

Similar to Digital Logic & Design (20)

DOC
Dpsd lecture-notes
AVC College of Engineering
 
PPTX
Digital-Logic40124sequential circuits logic gatepptx
ssuser6feece1
 
PPT
digital-logic-design-cs302-power-point-slides-lecture-01.ppt
AsadAli715892
 
PPTX
Lecture 18 M - Copy.pptx
AzeenShahid
 
PDF
Digital electronics(EC8392) unit- 1-Sesha Vidhya S/ ASP/ECE/RMKCET
SeshaVidhyaS
 
PPT
LOGIC GATES - SARTHAK YADAV
Deepak Yadav
 
PDF
Week 5 - Number Systems.pdf
Hama302631
 
PPT
desigital logic design for electronic and cs students.ppt
sshhealthcardrkl
 
PPT
Arithmatic &Logic Unit
Ibrahim_mohamed9090
 
PPTX
Chapter_One.pptx of computer organization and
haileema2011
 
PDF
Logic Design
Partha_bappa
 
PDF
Csc 2313 (lecture 4)
umardanjumamaiwada
 
PPT
dld.ppt
DagneMulu1
 
PPTX
Digital Electronics Fundamentals
Darwin Nesakumar
 
PPT
Digital Logic Design
Vaagdevi College of Engineering
 
PPTX
Unit-1 Digital Design and Binary Numbers:
Asif Iqbal
 
PPT
Logic gates
khush amdin
 
PPTX
CVMU digital electronics ppt for students to learn from
bffs814
 
PPT
Digital logic
Md Shohel Rana
 
Dpsd lecture-notes
AVC College of Engineering
 
Digital-Logic40124sequential circuits logic gatepptx
ssuser6feece1
 
digital-logic-design-cs302-power-point-slides-lecture-01.ppt
AsadAli715892
 
Lecture 18 M - Copy.pptx
AzeenShahid
 
Digital electronics(EC8392) unit- 1-Sesha Vidhya S/ ASP/ECE/RMKCET
SeshaVidhyaS
 
LOGIC GATES - SARTHAK YADAV
Deepak Yadav
 
Week 5 - Number Systems.pdf
Hama302631
 
desigital logic design for electronic and cs students.ppt
sshhealthcardrkl
 
Arithmatic &Logic Unit
Ibrahim_mohamed9090
 
Chapter_One.pptx of computer organization and
haileema2011
 
Logic Design
Partha_bappa
 
Csc 2313 (lecture 4)
umardanjumamaiwada
 
dld.ppt
DagneMulu1
 
Digital Electronics Fundamentals
Darwin Nesakumar
 
Digital Logic Design
Vaagdevi College of Engineering
 
Unit-1 Digital Design and Binary Numbers:
Asif Iqbal
 
Logic gates
khush amdin
 
CVMU digital electronics ppt for students to learn from
bffs814
 
Digital logic
Md Shohel Rana
 
Ad

More from Rokonuzzaman Rony (20)

PPTX
Course outline for c programming
Rokonuzzaman Rony
 
PPTX
Pointer
Rokonuzzaman Rony
 
PPTX
Operator Overloading & Type Conversions
Rokonuzzaman Rony
 
PPTX
Constructors & Destructors
Rokonuzzaman Rony
 
PPTX
Classes and objects in c++
Rokonuzzaman Rony
 
PPTX
Functions in c++
Rokonuzzaman Rony
 
PPTX
Object Oriented Programming with C++
Rokonuzzaman Rony
 
PPTX
Humanitarian task and its importance
Rokonuzzaman Rony
 
PPTX
Structure
Rokonuzzaman Rony
 
PPTX
Pointers
Rokonuzzaman Rony
 
PPTX
Introduction to C programming
Rokonuzzaman Rony
 
PPTX
Constants, Variables, and Data Types
Rokonuzzaman Rony
 
PPTX
C Programming language
Rokonuzzaman Rony
 
PPTX
User defined functions
Rokonuzzaman Rony
 
PPTX
Numerical Method 2
Rokonuzzaman Rony
 
PPT
Numerical Method
Rokonuzzaman Rony
 
PPTX
Data structures
Rokonuzzaman Rony
 
PPT
Data structures
Rokonuzzaman Rony
 
Course outline for c programming
Rokonuzzaman Rony
 
Operator Overloading & Type Conversions
Rokonuzzaman Rony
 
Constructors & Destructors
Rokonuzzaman Rony
 
Classes and objects in c++
Rokonuzzaman Rony
 
Functions in c++
Rokonuzzaman Rony
 
Object Oriented Programming with C++
Rokonuzzaman Rony
 
Humanitarian task and its importance
Rokonuzzaman Rony
 
Introduction to C programming
Rokonuzzaman Rony
 
Constants, Variables, and Data Types
Rokonuzzaman Rony
 
C Programming language
Rokonuzzaman Rony
 
User defined functions
Rokonuzzaman Rony
 
Numerical Method 2
Rokonuzzaman Rony
 
Numerical Method
Rokonuzzaman Rony
 
Data structures
Rokonuzzaman Rony
 
Data structures
Rokonuzzaman Rony
 

Recently uploaded (20)

PDF
Review of Related Literature & Studies.pdf
Thelma Villaflores
 
PPTX
Kanban Cards _ Mass Action in Odoo 18.2 - Odoo Slides
Celine George
 
PPTX
Introduction to pediatric nursing in 5th Sem..pptx
AneetaSharma15
 
PDF
Antianginal agents, Definition, Classification, MOA.pdf
Prerana Jadhav
 
PDF
The Minister of Tourism, Culture and Creative Arts, Abla Dzifa Gomashie has e...
nservice241
 
DOCX
pgdei-UNIT -V Neurological Disorders & developmental disabilities
JELLA VISHNU DURGA PRASAD
 
PPTX
HEALTH CARE DELIVERY SYSTEM - UNIT 2 - GNM 3RD YEAR.pptx
Priyanshu Anand
 
PPTX
A Smarter Way to Think About Choosing a College
Cyndy McDonald
 
PPTX
CDH. pptx
AneetaSharma15
 
PDF
The-Invisible-Living-World-Beyond-Our-Naked-Eye chapter 2.pdf/8th science cur...
Sandeep Swamy
 
PPTX
Dakar Framework Education For All- 2000(Act)
santoshmohalik1
 
PPTX
TEF & EA Bsc Nursing 5th sem.....BBBpptx
AneetaSharma15
 
PPTX
20250924 Navigating the Future: How to tell the difference between an emergen...
McGuinness Institute
 
PPTX
BASICS IN COMPUTER APPLICATIONS - UNIT I
suganthim28
 
PPTX
An introduction to Prepositions for beginners.pptx
drsiddhantnagine
 
PPTX
Artificial Intelligence in Gastroentrology: Advancements and Future Presprec...
AyanHossain
 
DOCX
SAROCES Action-Plan FOR ARAL PROGRAM IN DEPED
Levenmartlacuna1
 
PPTX
Five Point Someone – Chetan Bhagat | Book Summary & Analysis by Bhupesh Kushwaha
Bhupesh Kushwaha
 
PPTX
Cleaning Validation Ppt Pharmaceutical validation
Ms. Ashatai Patil
 
PPTX
Software Engineering BSC DS UNIT 1 .pptx
Dr. Pallawi Bulakh
 
Review of Related Literature & Studies.pdf
Thelma Villaflores
 
Kanban Cards _ Mass Action in Odoo 18.2 - Odoo Slides
Celine George
 
Introduction to pediatric nursing in 5th Sem..pptx
AneetaSharma15
 
Antianginal agents, Definition, Classification, MOA.pdf
Prerana Jadhav
 
The Minister of Tourism, Culture and Creative Arts, Abla Dzifa Gomashie has e...
nservice241
 
pgdei-UNIT -V Neurological Disorders & developmental disabilities
JELLA VISHNU DURGA PRASAD
 
HEALTH CARE DELIVERY SYSTEM - UNIT 2 - GNM 3RD YEAR.pptx
Priyanshu Anand
 
A Smarter Way to Think About Choosing a College
Cyndy McDonald
 
CDH. pptx
AneetaSharma15
 
The-Invisible-Living-World-Beyond-Our-Naked-Eye chapter 2.pdf/8th science cur...
Sandeep Swamy
 
Dakar Framework Education For All- 2000(Act)
santoshmohalik1
 
TEF & EA Bsc Nursing 5th sem.....BBBpptx
AneetaSharma15
 
20250924 Navigating the Future: How to tell the difference between an emergen...
McGuinness Institute
 
BASICS IN COMPUTER APPLICATIONS - UNIT I
suganthim28
 
An introduction to Prepositions for beginners.pptx
drsiddhantnagine
 
Artificial Intelligence in Gastroentrology: Advancements and Future Presprec...
AyanHossain
 
SAROCES Action-Plan FOR ARAL PROGRAM IN DEPED
Levenmartlacuna1
 
Five Point Someone – Chetan Bhagat | Book Summary & Analysis by Bhupesh Kushwaha
Bhupesh Kushwaha
 
Cleaning Validation Ppt Pharmaceutical validation
Ms. Ashatai Patil
 
Software Engineering BSC DS UNIT 1 .pptx
Dr. Pallawi Bulakh
 

Digital Logic & Design