SlideShare a Scribd company logo
Guided By:-
G.L.Singh sir
Sri Chaitanya College Of Engineering
& Technology.
Contents:
• Aim
• Introduction
• Block Diagram
• Applications
• Advantages & Limitations
• Tools
• Conclusion
Aim:
To test the processing element in MECA & correct the
fault processing element.
To design a BIST circuit for processing elements.
Self detection and self correction.
Introduction:
• Joint Video Team (JVT).
• Motion Estimation Computing Arrays (MECA).
• Integrating MECA into a system-on-chip (SOC) design
has become increasingly important for video coding
applications.
• MECA performs up to 50% of computations in the entire
video-coding system
• For a commercial chip, a video coding system must
introduce Design For Testability (DFT), especially in an
MECA.
• These DFT approaches can be divided into three
categories.
1. Ad Hoc (Problems).
2. Structured.
3. BIST
• Among these techniques, BIST has an obvious advantage
in that expensive test equipment is not needed and tests
are low cost.
• The extended techniques of BIST are built-in self-
diagnosis(BISD) and built-in self-repair (BISR).
Introduction:
Block Diagram:
Current Pixel
Reference Pixel
Coder Processing
Elements
Detector
Selector
Corrector
Current and Reference Pixels:
• In a Video Sequence for 1Sec of time 64-images are
displayed.
• Current and Reference pixels are the two successive
images of the Video Sequence.
• Current Pixel is the present image displayed.
• Reference Pixel is the next image to be displayed.
• These two Pixels are Considered as the inputs.
Current and Reference Pixels:
Coder:
• The Current and Reference pixels are carried forward to
Coder.
• Here the Coder is used to convert the image into the Code
words.
• The codes are stored in the two different memory slots.
• In coder 2 coder modules are used to generate test code.
Coder:
Current frame:-
Reference frame:-
Processing Elements:
• Processing element calculates the sum of absolute
differences between current pixels and reference pixels.
• And then the two images are compressed into one image.
• Motion Estimation of the two pixels are done here.
Processing Elements:
Processing Elements:
Resulting image:-
Processing Elements:
Detector:
• The Output of Processing Elements is taken as the input for
the Detector.
• Detection of errors formed in the processing elements is
done.
• Syndrome Decoder is used to detect the error bit position.
Selector:
• Selector has two inputs.
1. Processing Elements
2. Detector
• Here the exact error bit position is found by comparing the
inputs.
Corrector:
• Input to the corrector module is the output of the selector
module that needs to be corrected.
• The corrector architecture consists of LUT(Look Up Table)
and 12 multiplexers.
Corrector:
Look Up Table:-
Applications:
• Aerospace/Defense, Automotive, Banking, Computer,
Healthcare, Networking, and Telecommunications.
• Motion Estimation used in MPEG-4 Multimedia
Applications and H.264/AVC video coding Standards.
• Motion Estimation in Space Science.
• Tracking of a person in a video sequence
Advantages:
• Better fault coverage, since special test structures can
be incorporated onto the chips
• Shorter test times if the BIST can be designed to test
more structures in parallel.
• Lower cost of test.
• Less no. of gate counts.
• More reliable.
• Easier customer support.
• Power Consumption is Low.
Limitations:
• Additional silicon area and fab processing requirements for
the BIST circuits.
• Additional pin requirements.
• Reduced access times.
• It uses more memory.
Future Scope:
 Timing required for Motion Estimation will be reduced.
 The input to the MECA is 8-bit data. It also can be
extended to higher volume of data.
 BIST can used in Flash memory type of Systems.
Tools:
 Software : Xilinx 12.3, Mat lab
 Language: Verilog
Conclusion:
Built-in Self-Detection/Correction Architecture for
Motion Estimation Computing Arrays is the project that is to
decrease the errors in the video sequence and make the video
more reliable to watch & Also estimates the tracking of a
person & object.
Built In Self Testing(BIST) Architecture for Motin Estimation and Computing Arrays(MECA)
Built In Self Testing(BIST) Architecture for Motin Estimation and Computing Arrays(MECA)

More Related Content

What's hot (19)

PDF
Wavelet Based on the Finding of Hard and Soft Faults in Analog and Digital Si...
ijcisjournal
 
PPTX
faults in digital systems
dennis gookyi
 
PDF
Design Verification and Test Vector Minimization Using Heuristic Method of a ...
ijcisjournal
 
PDF
A Fault Dictionary-Based Fault Diagnosis Approach for CMOS Analog Integrated ...
VLSICS Design
 
PDF
Reducing Area & Power Overhead In Design of Light Weight Sensor For Detection...
IJERA Editor
 
PDF
RESUME MANJEET (IC Design Engineer, Broadcom)(IIT Roorkee)
Manjeet Singh Lowanshi
 
PDF
Improvement in Error Resilience in BIST using hamming code
IJMTST Journal
 
PDF
Y04507139147
IJERA Editor
 
PDF
4 article azojete vol 8 37 45
Oyeniyi Samuel
 
PDF
Vlsi Design of Low Transition Low Power Test Pattern Generator Using Fault Co...
iosrjce
 
PDF
Boundary Scan Basics - x1149 de Keysight
Interlatin
 
PPT
The IEEE 1149.1 Boundary-scan test standard
Jose Manuel Martins Ferreira
 
PDF
Otdrpresentation 171203144201
ShahabKhalid6
 
PDF
implementation of area efficient high speed eddr architecture
Kumar Goud
 
PDF
C010421720
IOSR Journals
 
PDF
A Unified Approach for Performance Degradation Analysis from Transistor to Gat...
IJECEIAES
 
PDF
SNUG 2011 paper
David Tester
 
Wavelet Based on the Finding of Hard and Soft Faults in Analog and Digital Si...
ijcisjournal
 
faults in digital systems
dennis gookyi
 
Design Verification and Test Vector Minimization Using Heuristic Method of a ...
ijcisjournal
 
A Fault Dictionary-Based Fault Diagnosis Approach for CMOS Analog Integrated ...
VLSICS Design
 
Reducing Area & Power Overhead In Design of Light Weight Sensor For Detection...
IJERA Editor
 
RESUME MANJEET (IC Design Engineer, Broadcom)(IIT Roorkee)
Manjeet Singh Lowanshi
 
Improvement in Error Resilience in BIST using hamming code
IJMTST Journal
 
Y04507139147
IJERA Editor
 
4 article azojete vol 8 37 45
Oyeniyi Samuel
 
Vlsi Design of Low Transition Low Power Test Pattern Generator Using Fault Co...
iosrjce
 
Boundary Scan Basics - x1149 de Keysight
Interlatin
 
The IEEE 1149.1 Boundary-scan test standard
Jose Manuel Martins Ferreira
 
Otdrpresentation 171203144201
ShahabKhalid6
 
implementation of area efficient high speed eddr architecture
Kumar Goud
 
C010421720
IOSR Journals
 
A Unified Approach for Performance Degradation Analysis from Transistor to Gat...
IJECEIAES
 
SNUG 2011 paper
David Tester
 

Viewers also liked (20)

PDF
Low power test pattern generation for bist applications
eSAT Journals
 
PDF
Implementation of Low Power Test Pattern Generator Using LFSR
International Journal of Science and Research (IJSR)
 
PPTX
SYNERGY THRISLINGTON (EMERGING COMPANY IN PUF MARKET)
surabhi04
 
PPT
testing
Ram Ji D R
 
PPTX
Mobile communication – the milestone in wireless communication
sree navya
 
PPTX
Paper Presentation
johirbuet
 
PPT
cellular automata as a test pattern generator and output response compactor f...
Shiva Narayan Reddy
 
PDF
Design and Implementation of FPGA Based Low Power Pipelined 64 Bit Risc Proce...
IJEEE
 
PDF
VLSI Projects, IC Design, Low Power VLSI, Power Management, BIST, FPGA Projec...
Manoj Subramanian
 
PDF
Optimal and Power Aware BIST for Delay Testing of System-On-Chip
IDES Editor
 
PPTX
Zigbee technology
Serma Pavi
 
PPTX
Sandwichpanel pptSandwich Puf Panels Manufacturers
sandwichpanels
 
PDF
Cellular Automata
Asfak Mahamud
 
PDF
Ieee 2015 project list_vlsi
igeeks1234
 
PPTX
Power generation through solar trains
chakri218
 
PDF
KUSURSUZ SUNUM YAPMANIN 7 TAKTİĞİ
Sunumo
 
PPTX
ETKİLİ BİR SUNUM İÇİN OLMAZSA OLMAZLAR(PÜF NOKTALARI)
Barış ŞENER
 
PPTX
Seminar on Digital Multiplier(Booth Multiplier) Using VHDL
Naseer LoneRider
 
PPTX
Final Year Project Presentation
Syed Absar
 
Low power test pattern generation for bist applications
eSAT Journals
 
Implementation of Low Power Test Pattern Generator Using LFSR
International Journal of Science and Research (IJSR)
 
SYNERGY THRISLINGTON (EMERGING COMPANY IN PUF MARKET)
surabhi04
 
testing
Ram Ji D R
 
Mobile communication – the milestone in wireless communication
sree navya
 
Paper Presentation
johirbuet
 
cellular automata as a test pattern generator and output response compactor f...
Shiva Narayan Reddy
 
Design and Implementation of FPGA Based Low Power Pipelined 64 Bit Risc Proce...
IJEEE
 
VLSI Projects, IC Design, Low Power VLSI, Power Management, BIST, FPGA Projec...
Manoj Subramanian
 
Optimal and Power Aware BIST for Delay Testing of System-On-Chip
IDES Editor
 
Zigbee technology
Serma Pavi
 
Sandwichpanel pptSandwich Puf Panels Manufacturers
sandwichpanels
 
Cellular Automata
Asfak Mahamud
 
Ieee 2015 project list_vlsi
igeeks1234
 
Power generation through solar trains
chakri218
 
KUSURSUZ SUNUM YAPMANIN 7 TAKTİĞİ
Sunumo
 
ETKİLİ BİR SUNUM İÇİN OLMAZSA OLMAZLAR(PÜF NOKTALARI)
Barış ŞENER
 
Seminar on Digital Multiplier(Booth Multiplier) Using VHDL
Naseer LoneRider
 
Final Year Project Presentation
Syed Absar
 
Ad

Similar to Built In Self Testing(BIST) Architecture for Motin Estimation and Computing Arrays(MECA) (20)

PDF
Improved Error Detection and Data Recovery Architecture for Motion Estimation...
IJERA Editor
 
PDF
absorption, Cu2+ : glass, emission, excitation, XRD
IJERA Editor
 
PDF
Lv3421272135
IJERA Editor
 
PDF
Cluster Computing for Web-Scale Data Processing
pmaheswariopenventio
 
PDF
HARDWARE SOFTWARE CO-SIMULATION OF MOTION ESTIMATION IN H.264 ENCODER
cscpconf
 
PPTX
Image Processing TARUS: a FARMBOT
Shivang Rana
 
PPTX
Developing Video Signal Processing Algorithms for Embedded Vision Systems
Shogo Muramatsu
 
PDF
Implementation of FSM-MBIST and Design of Hybrid MBIST for Memory cluster in ...
Editor IJCATR
 
PPTX
5-3.pptx
Manikandan813397
 
PDF
A Hardware Model to Measure Motion Estimation with Bit Plane Matching Algorithm
TELKOMNIKA JOURNAL
 
PDF
Maxime Javaux - Automated spike analysis
Maxime Javaux
 
PPT
H 264 in cuda presentation
ashoknaik120
 
PDF
IRJET- Image Processing -Manipulation of Digital Images
IRJET Journal
 
PPTX
vlsitestingtechniquesand asic flow1.pptx
BEVARAVASUDEVAAP1813
 
PDF
Badripatro dissertation 09307903
patrobadri
 
PPTX
Design for testability for Beginners PPT for FDP.pptx
ssuser13dc7d
 
Improved Error Detection and Data Recovery Architecture for Motion Estimation...
IJERA Editor
 
absorption, Cu2+ : glass, emission, excitation, XRD
IJERA Editor
 
Lv3421272135
IJERA Editor
 
Cluster Computing for Web-Scale Data Processing
pmaheswariopenventio
 
HARDWARE SOFTWARE CO-SIMULATION OF MOTION ESTIMATION IN H.264 ENCODER
cscpconf
 
Image Processing TARUS: a FARMBOT
Shivang Rana
 
Developing Video Signal Processing Algorithms for Embedded Vision Systems
Shogo Muramatsu
 
Implementation of FSM-MBIST and Design of Hybrid MBIST for Memory cluster in ...
Editor IJCATR
 
A Hardware Model to Measure Motion Estimation with Bit Plane Matching Algorithm
TELKOMNIKA JOURNAL
 
Maxime Javaux - Automated spike analysis
Maxime Javaux
 
H 264 in cuda presentation
ashoknaik120
 
IRJET- Image Processing -Manipulation of Digital Images
IRJET Journal
 
vlsitestingtechniquesand asic flow1.pptx
BEVARAVASUDEVAAP1813
 
Badripatro dissertation 09307903
patrobadri
 
Design for testability for Beginners PPT for FDP.pptx
ssuser13dc7d
 
Ad

Recently uploaded (20)

PDF
Complete JavaScript Notes: From Basics to Advanced Concepts.pdf
haydendavispro
 
PDF
Women in Automation Presents: Reinventing Yourself — Bold Career Pivots That ...
DianaGray10
 
PDF
Windsurf Meetup Ottawa 2025-07-12 - Planning Mode at Reliza.pdf
Pavel Shukhman
 
PDF
NewMind AI - Journal 100 Insights After The 100th Issue
NewMind AI
 
PDF
NewMind AI Journal - Weekly Chronicles - July'25 Week II
NewMind AI
 
PDF
Log-Based Anomaly Detection: Enhancing System Reliability with Machine Learning
Mohammed BEKKOUCHE
 
PPTX
Top Managed Service Providers in Los Angeles
Captain IT
 
PDF
CIFDAQ Weekly Market Wrap for 11th July 2025
CIFDAQ
 
PDF
SFWelly Summer 25 Release Highlights July 2025
Anna Loughnan Colquhoun
 
PDF
Empowering Cloud Providers with Apache CloudStack and Stackbill
ShapeBlue
 
PPTX
✨Unleashing Collaboration: Salesforce Channels & Community Power in Patna!✨
SanjeetMishra29
 
PDF
Apache CloudStack 201: Let's Design & Build an IaaS Cloud
ShapeBlue
 
PDF
Novus-Safe Pro: Brochure-What is Novus Safe Pro?.pdf
Novus Hi-Tech
 
PPT
Interview paper part 3, It is based on Interview Prep
SoumyadeepGhosh39
 
PDF
Impact of IEEE Computer Society in Advancing Emerging Technologies including ...
Hironori Washizaki
 
PPTX
Top iOS App Development Company in the USA for Innovative Apps
SynapseIndia
 
PDF
TrustArc Webinar - Data Privacy Trends 2025: Mid-Year Insights & Program Stra...
TrustArc
 
PDF
Upskill to Agentic Automation 2025 - Kickoff Meeting
DianaGray10
 
PPTX
Darren Mills The Migration Modernization Balancing Act: Navigating Risks and...
AWS Chicago
 
PDF
Upgrading to z_OS V2R4 Part 01 of 02.pdf
Flavio787771
 
Complete JavaScript Notes: From Basics to Advanced Concepts.pdf
haydendavispro
 
Women in Automation Presents: Reinventing Yourself — Bold Career Pivots That ...
DianaGray10
 
Windsurf Meetup Ottawa 2025-07-12 - Planning Mode at Reliza.pdf
Pavel Shukhman
 
NewMind AI - Journal 100 Insights After The 100th Issue
NewMind AI
 
NewMind AI Journal - Weekly Chronicles - July'25 Week II
NewMind AI
 
Log-Based Anomaly Detection: Enhancing System Reliability with Machine Learning
Mohammed BEKKOUCHE
 
Top Managed Service Providers in Los Angeles
Captain IT
 
CIFDAQ Weekly Market Wrap for 11th July 2025
CIFDAQ
 
SFWelly Summer 25 Release Highlights July 2025
Anna Loughnan Colquhoun
 
Empowering Cloud Providers with Apache CloudStack and Stackbill
ShapeBlue
 
✨Unleashing Collaboration: Salesforce Channels & Community Power in Patna!✨
SanjeetMishra29
 
Apache CloudStack 201: Let's Design & Build an IaaS Cloud
ShapeBlue
 
Novus-Safe Pro: Brochure-What is Novus Safe Pro?.pdf
Novus Hi-Tech
 
Interview paper part 3, It is based on Interview Prep
SoumyadeepGhosh39
 
Impact of IEEE Computer Society in Advancing Emerging Technologies including ...
Hironori Washizaki
 
Top iOS App Development Company in the USA for Innovative Apps
SynapseIndia
 
TrustArc Webinar - Data Privacy Trends 2025: Mid-Year Insights & Program Stra...
TrustArc
 
Upskill to Agentic Automation 2025 - Kickoff Meeting
DianaGray10
 
Darren Mills The Migration Modernization Balancing Act: Navigating Risks and...
AWS Chicago
 
Upgrading to z_OS V2R4 Part 01 of 02.pdf
Flavio787771
 

Built In Self Testing(BIST) Architecture for Motin Estimation and Computing Arrays(MECA)

  • 1. Guided By:- G.L.Singh sir Sri Chaitanya College Of Engineering & Technology.
  • 2. Contents: • Aim • Introduction • Block Diagram • Applications • Advantages & Limitations • Tools • Conclusion
  • 3. Aim: To test the processing element in MECA & correct the fault processing element. To design a BIST circuit for processing elements. Self detection and self correction.
  • 4. Introduction: • Joint Video Team (JVT). • Motion Estimation Computing Arrays (MECA). • Integrating MECA into a system-on-chip (SOC) design has become increasingly important for video coding applications. • MECA performs up to 50% of computations in the entire video-coding system • For a commercial chip, a video coding system must introduce Design For Testability (DFT), especially in an MECA.
  • 5. • These DFT approaches can be divided into three categories. 1. Ad Hoc (Problems). 2. Structured. 3. BIST • Among these techniques, BIST has an obvious advantage in that expensive test equipment is not needed and tests are low cost. • The extended techniques of BIST are built-in self- diagnosis(BISD) and built-in self-repair (BISR). Introduction:
  • 6. Block Diagram: Current Pixel Reference Pixel Coder Processing Elements Detector Selector Corrector
  • 7. Current and Reference Pixels: • In a Video Sequence for 1Sec of time 64-images are displayed. • Current and Reference pixels are the two successive images of the Video Sequence. • Current Pixel is the present image displayed. • Reference Pixel is the next image to be displayed. • These two Pixels are Considered as the inputs.
  • 9. Coder: • The Current and Reference pixels are carried forward to Coder. • Here the Coder is used to convert the image into the Code words. • The codes are stored in the two different memory slots. • In coder 2 coder modules are used to generate test code.
  • 11. Processing Elements: • Processing element calculates the sum of absolute differences between current pixels and reference pixels. • And then the two images are compressed into one image. • Motion Estimation of the two pixels are done here.
  • 15. Detector: • The Output of Processing Elements is taken as the input for the Detector. • Detection of errors formed in the processing elements is done. • Syndrome Decoder is used to detect the error bit position.
  • 16. Selector: • Selector has two inputs. 1. Processing Elements 2. Detector • Here the exact error bit position is found by comparing the inputs.
  • 17. Corrector: • Input to the corrector module is the output of the selector module that needs to be corrected. • The corrector architecture consists of LUT(Look Up Table) and 12 multiplexers.
  • 19. Applications: • Aerospace/Defense, Automotive, Banking, Computer, Healthcare, Networking, and Telecommunications. • Motion Estimation used in MPEG-4 Multimedia Applications and H.264/AVC video coding Standards. • Motion Estimation in Space Science. • Tracking of a person in a video sequence
  • 20. Advantages: • Better fault coverage, since special test structures can be incorporated onto the chips • Shorter test times if the BIST can be designed to test more structures in parallel. • Lower cost of test. • Less no. of gate counts. • More reliable. • Easier customer support. • Power Consumption is Low.
  • 21. Limitations: • Additional silicon area and fab processing requirements for the BIST circuits. • Additional pin requirements. • Reduced access times. • It uses more memory.
  • 22. Future Scope:  Timing required for Motion Estimation will be reduced.  The input to the MECA is 8-bit data. It also can be extended to higher volume of data.  BIST can used in Flash memory type of Systems.
  • 23. Tools:  Software : Xilinx 12.3, Mat lab  Language: Verilog
  • 24. Conclusion: Built-in Self-Detection/Correction Architecture for Motion Estimation Computing Arrays is the project that is to decrease the errors in the video sequence and make the video more reliable to watch & Also estimates the tracking of a person & object.