SlideShare a Scribd company logo
9
Most read
11
Most read
13
Most read
SYNCHRONOUS AND 
ASYNCHRONOUS CLOCK 
1 
ANINDRA 12/11/2014
WHAT IS CLOCK ? 
2 
 A digital clock signal is basically a square wave 
ANINDRA 12/11/2014
CLOCK.... 
3 
 A clock is generated by clock generator. 
 here the clock generator is oscillator which provides the 
square wave as output. 
 clock will be having two levels… 
 high level (1) and low level (0). 
ANINDRA 12/11/2014
CLOCK …(CONT’D) 
4 
 clock is used in the circuits which having feedback. 
 it is also is used to avoid glitches. 
 what is glitch? 
 glitch is unpredictable output. 
 some input and for those you expect a known output, but 
before the output settles to what you expect, you might have 
one or more transitions that are not suppose to be there. 
These are called glitches. 
ANINDRA 12/11/2014
CLOCK….(CONT’D) 
5 
ANINDRA 12/11/2014
CLOCK…(CONT’D) 
6 
 because the inputs have to go through different gates and 
the propagation delay of each can be different. Therefore the 
results arrive to the final gates in different times 
 This difference in data arrival results in changes in 
the output until all signals settle and the output is valid. 
 If glitches are not eliminated, they will go to the next stage 
of the circuit and generate more unpredictable results. 
 To avoid them a clock can be used to time the signals. 
ANINDRA 12/11/2014
CHARACTERISTICS OF CLOCK 
7 
 There are two types of characteristics of clock are : 
 1. frequency , 2. phase . 
 
ANINDRA 12/11/2014
TYPES OF CLOCK…. 
8 
 there are two types of clocks…. 
 synchronous clock. 
Asynchronous clock 
ANINDRA 12/11/2014
SYNCHRONOUS CLOCK… 
9 
 if two clocks have same phase and the frequency may or 
may not be same then that clock is called synchronous clock. 
 To decide it as a synchronous and asynchronous will not 
depend on the frequency.(because of frequency only speed 
varies). 
 it will be decided by the phase of the two clocks. 
 if the source of two clock is same then the clock be 
synchronous. 
ANINDRA 12/11/2014
SYNCHRONOUS CLOCK… 
10 
 if the source of the two clocks is different then is there is a 
chance of asynchronous. 
 
ANINDRA 12/11/2014
ASYNCHRONOUS CLOCK… 
11 
 If the two clocks are with different phase and the frequency 
may or may not be same then the clock is known as 
asynchronous signal 
 If the source of the two clocks is different then there is 
chance of phase difference then it will leads to synchronous 
clock. 
ANINDRA 12/11/2014
ASYNCHRONOUS CLOCK… 
12 
ANINDRA 12/11/2014
CLOCK…(CONT’D) 
13 
 But due to this asynchronous clock there is chance of 
glitches. 
 So, for this we will synchronize the clock before going to 
process. 
 To make it as synchronous we use fifo (first in first out). 
 By avoiding the asynchronous we will get synchronous 
output and the complete circuit becomes the synchronous 
circuit. 
ANINDRA 12/11/2014
14 
ANINDRA 12/11/2014

More Related Content

What's hot (20)

PDF
Synchronous and asynchronous reset
Nallapati Anindra
 
PPTX
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
VLSI SYSTEM Design
 
PPTX
Multi mode multi corner (mmmc)
shaik sharief
 
PDF
Implementing Useful Clock Skew Using Skew Groups
M Mei
 
PDF
vlsi design flow
Anish Gupta
 
PDF
VLSI-Physical Design- Tool Terminalogy
Murali Rai
 
PPTX
STA vs DTA.pptx
Payal Dwivedi
 
DOCX
Vlsi interview questions compilation
Rajesh M
 
PPTX
Low power in vlsi with upf basics part 1
SUNODH GARLAPATI
 
PDF
VLSI Fresher Resume
vikas kumar
 
PPT
Design challenges in physical design
Deiptii Das
 
PPTX
dual-port RAM (DPRAM)
SACHINKUMAR1890
 
PPTX
Eco
Rajesh M
 
PPTX
System verilog coverage
Pushpa Yakkala
 
PPTX
Clock divider by 3
Ashok Reddy
 
PDF
Sta by usha_mehta
Usha Mehta
 
PPTX
Physical design
Mantra VLSI
 
PPT
Timing and Design Closure in Physical Design Flows
Olivier Coudert
 
PPTX
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
eInfochips (An Arrow Company)
 
PPTX
Flip Chip technology
Mantra VLSI
 
Synchronous and asynchronous reset
Nallapati Anindra
 
Define Width and Height of Core and Die (http://www.vlsisystemdesign.com/PD-F...
VLSI SYSTEM Design
 
Multi mode multi corner (mmmc)
shaik sharief
 
Implementing Useful Clock Skew Using Skew Groups
M Mei
 
vlsi design flow
Anish Gupta
 
VLSI-Physical Design- Tool Terminalogy
Murali Rai
 
STA vs DTA.pptx
Payal Dwivedi
 
Vlsi interview questions compilation
Rajesh M
 
Low power in vlsi with upf basics part 1
SUNODH GARLAPATI
 
VLSI Fresher Resume
vikas kumar
 
Design challenges in physical design
Deiptii Das
 
dual-port RAM (DPRAM)
SACHINKUMAR1890
 
System verilog coverage
Pushpa Yakkala
 
Clock divider by 3
Ashok Reddy
 
Sta by usha_mehta
Usha Mehta
 
Physical design
Mantra VLSI
 
Timing and Design Closure in Physical Design Flows
Olivier Coudert
 
Physical Design Flow Challenges at 28nm on Multi-million Gate Blocks
eInfochips (An Arrow Company)
 
Flip Chip technology
Mantra VLSI
 

Viewers also liked (17)

PPTX
Data transfer scheme
rockymani
 
PPTX
Emi cathode ray oscilloscope
yssb91
 
PDF
16f84a datasheet
Cesar Figueroa
 
PDF
Communication protocol presentation
Gopi A
 
PDF
mourad 2eme
Mo Ur Ad Es-se
 
PPT
Data transferschemes
Ankush Srivastava
 
PDF
Communication protocols - Embedded Systems
Emertxe Information Technologies Pvt Ltd
 
PPTX
Communication protocols
Piyush Bhardwaj
 
PPT
Interfacing rs232
PRADEEP
 
PPTX
RS 232
Sandeep Kamath
 
PPTX
Communication protocols
Pantech ProLabs India Pvt Ltd
 
PDF
Serial Communication Interfaces
anishgoel
 
PPT
Synchronous and asynchronous (1)
Akero pranpriya Sekcet
 
PPT
Serial Communication
Rashmi
 
PPS
Synchronous and-asynchronous-data-transfer
Anuj Modi
 
PPTX
Asynchronous and synchronous
Akhil .B
 
PPTX
communication-protocols
Ali Kamil
 
Data transfer scheme
rockymani
 
Emi cathode ray oscilloscope
yssb91
 
16f84a datasheet
Cesar Figueroa
 
Communication protocol presentation
Gopi A
 
mourad 2eme
Mo Ur Ad Es-se
 
Data transferschemes
Ankush Srivastava
 
Communication protocols - Embedded Systems
Emertxe Information Technologies Pvt Ltd
 
Communication protocols
Piyush Bhardwaj
 
Interfacing rs232
PRADEEP
 
Communication protocols
Pantech ProLabs India Pvt Ltd
 
Serial Communication Interfaces
anishgoel
 
Synchronous and asynchronous (1)
Akero pranpriya Sekcet
 
Serial Communication
Rashmi
 
Synchronous and-asynchronous-data-transfer
Anuj Modi
 
Asynchronous and synchronous
Akhil .B
 
communication-protocols
Ali Kamil
 
Ad

Similar to Synchronous and asynchronous clock (20)

PPTX
timing and synchronization
Muhammad Ahsan
 
PPTX
SOC Interconnect modified version 2019 course
deepaliyewale1
 
PPTX
Asynchronous Chips ppt
OECLIB Odisha Electronics Control Library
 
PPTX
CLOCKLESS CHIP BY Saurabh singh
Saurabh Singh
 
PPTX
sync_async_inputs in digital system.pptx
maya p
 
PPTX
Clock synchronization
Medicaps University
 
PPTX
Synchronization Pradeep K Sinha
Jawwad Rafiq
 
PDF
A Report on State MachinesTiming Behavior and Data storage in hard disk drive
Rohit Singh
 
PPTX
FPGA_constraints on the topic verilog .pptx
adnanes24
 
PDF
Lecture9-FlipFlops.pdf
ssuser6b4f4c1
 
PDF
A sync in_sync
pponnath
 
PDF
Static Timing Analysis Fundamentals Part-1
SiddharthRout9
 
PPT
Time-Synchronization-ds14.pptmmmmmmmmmmmmmmmmmmmmmmmmmmm
mrx19732005
 
PPTX
Timing issues in digital circuits
aroosa khan
 
PPTX
Clock distribution
Kaushal Panchal
 
PPTX
Frequency Synthesis and Clock Generation for High Speed Systems (Design Confe...
Analog Devices, Inc.
 
PDF
Clock Definitions Static Timing Analysis for VLSI Engineers
Jason J Pulikkottil
 
PPT
Clockless chips
Saumya Ranjan Behura
 
PPT
Chapter 10
AbDul ThaYyal
 
PPTX
Chapter 1 Introduction to Digital Logic
ISMT College
 
timing and synchronization
Muhammad Ahsan
 
SOC Interconnect modified version 2019 course
deepaliyewale1
 
CLOCKLESS CHIP BY Saurabh singh
Saurabh Singh
 
sync_async_inputs in digital system.pptx
maya p
 
Clock synchronization
Medicaps University
 
Synchronization Pradeep K Sinha
Jawwad Rafiq
 
A Report on State MachinesTiming Behavior and Data storage in hard disk drive
Rohit Singh
 
FPGA_constraints on the topic verilog .pptx
adnanes24
 
Lecture9-FlipFlops.pdf
ssuser6b4f4c1
 
A sync in_sync
pponnath
 
Static Timing Analysis Fundamentals Part-1
SiddharthRout9
 
Time-Synchronization-ds14.pptmmmmmmmmmmmmmmmmmmmmmmmmmmm
mrx19732005
 
Timing issues in digital circuits
aroosa khan
 
Clock distribution
Kaushal Panchal
 
Frequency Synthesis and Clock Generation for High Speed Systems (Design Confe...
Analog Devices, Inc.
 
Clock Definitions Static Timing Analysis for VLSI Engineers
Jason J Pulikkottil
 
Clockless chips
Saumya Ranjan Behura
 
Chapter 10
AbDul ThaYyal
 
Chapter 1 Introduction to Digital Logic
ISMT College
 
Ad

Recently uploaded (20)

PDF
Ethics and Trustworthy AI in Healthcare – Governing Sensitive Data, Profiling...
AlqualsaDIResearchGr
 
PPTX
Day2 B2 Best.pptx
helenjenefa1
 
PDF
Zilliz Cloud Demo for performance and scale
Zilliz
 
PDF
MAD Unit - 1 Introduction of Android IT Department
JappanMavani
 
PDF
AI TECHNIQUES FOR IDENTIFYING ALTERATIONS IN THE HUMAN GUT MICROBIOME IN MULT...
vidyalalltv1
 
PPTX
MobileComputingMANET2023 MobileComputingMANET2023.pptx
masterfake98765
 
PDF
PORTFOLIO Golam Kibria Khan — architect with a passion for thoughtful design...
MasumKhan59
 
PPTX
265587293-NFPA 101 Life safety code-PPT-1.pptx
chandermwason
 
PPTX
DATA BASE MANAGEMENT AND RELATIONAL DATA
gomathisankariv2
 
PDF
GTU Civil Engineering All Semester Syllabus.pdf
Vimal Bhojani
 
PPTX
The Role of Information Technology in Environmental Protectio....pptx
nallamillisriram
 
PPTX
Element 11. ELECTRICITY safety and hazards
merrandomohandas
 
PDF
International Journal of Information Technology Convergence and services (IJI...
ijitcsjournal4
 
PDF
Basic_Concepts_in_Clinical_Biochemistry_2018كيمياء_عملي.pdf
AdelLoin
 
PPTX
Lecture 1 Shell and Tube Heat exchanger-1.pptx
mailforillegalwork
 
PPTX
GitOps_Without_K8s_Training_detailed git repository
DanialHabibi2
 
PDF
Design Thinking basics for Engineers.pdf
CMR University
 
PDF
Electrical Engineer operation Supervisor
ssaruntatapower143
 
PDF
Viol_Alessandro_Presentazione_prelaurea.pdf
dsecqyvhbowrzxshhf
 
PPTX
Damage of stability of a ship and how its change .pptx
ehamadulhaque
 
Ethics and Trustworthy AI in Healthcare – Governing Sensitive Data, Profiling...
AlqualsaDIResearchGr
 
Day2 B2 Best.pptx
helenjenefa1
 
Zilliz Cloud Demo for performance and scale
Zilliz
 
MAD Unit - 1 Introduction of Android IT Department
JappanMavani
 
AI TECHNIQUES FOR IDENTIFYING ALTERATIONS IN THE HUMAN GUT MICROBIOME IN MULT...
vidyalalltv1
 
MobileComputingMANET2023 MobileComputingMANET2023.pptx
masterfake98765
 
PORTFOLIO Golam Kibria Khan — architect with a passion for thoughtful design...
MasumKhan59
 
265587293-NFPA 101 Life safety code-PPT-1.pptx
chandermwason
 
DATA BASE MANAGEMENT AND RELATIONAL DATA
gomathisankariv2
 
GTU Civil Engineering All Semester Syllabus.pdf
Vimal Bhojani
 
The Role of Information Technology in Environmental Protectio....pptx
nallamillisriram
 
Element 11. ELECTRICITY safety and hazards
merrandomohandas
 
International Journal of Information Technology Convergence and services (IJI...
ijitcsjournal4
 
Basic_Concepts_in_Clinical_Biochemistry_2018كيمياء_عملي.pdf
AdelLoin
 
Lecture 1 Shell and Tube Heat exchanger-1.pptx
mailforillegalwork
 
GitOps_Without_K8s_Training_detailed git repository
DanialHabibi2
 
Design Thinking basics for Engineers.pdf
CMR University
 
Electrical Engineer operation Supervisor
ssaruntatapower143
 
Viol_Alessandro_Presentazione_prelaurea.pdf
dsecqyvhbowrzxshhf
 
Damage of stability of a ship and how its change .pptx
ehamadulhaque
 

Synchronous and asynchronous clock

  • 1. SYNCHRONOUS AND ASYNCHRONOUS CLOCK 1 ANINDRA 12/11/2014
  • 2. WHAT IS CLOCK ? 2  A digital clock signal is basically a square wave ANINDRA 12/11/2014
  • 3. CLOCK.... 3  A clock is generated by clock generator.  here the clock generator is oscillator which provides the square wave as output.  clock will be having two levels…  high level (1) and low level (0). ANINDRA 12/11/2014
  • 4. CLOCK …(CONT’D) 4  clock is used in the circuits which having feedback.  it is also is used to avoid glitches.  what is glitch?  glitch is unpredictable output.  some input and for those you expect a known output, but before the output settles to what you expect, you might have one or more transitions that are not suppose to be there. These are called glitches. ANINDRA 12/11/2014
  • 6. CLOCK…(CONT’D) 6  because the inputs have to go through different gates and the propagation delay of each can be different. Therefore the results arrive to the final gates in different times  This difference in data arrival results in changes in the output until all signals settle and the output is valid.  If glitches are not eliminated, they will go to the next stage of the circuit and generate more unpredictable results.  To avoid them a clock can be used to time the signals. ANINDRA 12/11/2014
  • 7. CHARACTERISTICS OF CLOCK 7  There are two types of characteristics of clock are :  1. frequency , 2. phase .  ANINDRA 12/11/2014
  • 8. TYPES OF CLOCK…. 8  there are two types of clocks….  synchronous clock. Asynchronous clock ANINDRA 12/11/2014
  • 9. SYNCHRONOUS CLOCK… 9  if two clocks have same phase and the frequency may or may not be same then that clock is called synchronous clock.  To decide it as a synchronous and asynchronous will not depend on the frequency.(because of frequency only speed varies).  it will be decided by the phase of the two clocks.  if the source of two clock is same then the clock be synchronous. ANINDRA 12/11/2014
  • 10. SYNCHRONOUS CLOCK… 10  if the source of the two clocks is different then is there is a chance of asynchronous.  ANINDRA 12/11/2014
  • 11. ASYNCHRONOUS CLOCK… 11  If the two clocks are with different phase and the frequency may or may not be same then the clock is known as asynchronous signal  If the source of the two clocks is different then there is chance of phase difference then it will leads to synchronous clock. ANINDRA 12/11/2014
  • 12. ASYNCHRONOUS CLOCK… 12 ANINDRA 12/11/2014
  • 13. CLOCK…(CONT’D) 13  But due to this asynchronous clock there is chance of glitches.  So, for this we will synchronize the clock before going to process.  To make it as synchronous we use fifo (first in first out).  By avoiding the asynchronous we will get synchronous output and the complete circuit becomes the synchronous circuit. ANINDRA 12/11/2014