CITiES .:: Project Presentation ::.
Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
Point-to-Point Point-to-point interconnections Regular/Uniform Well-defined interconnection topology (e.g. full connected graph) Flexibility and regularity, but area overhead Custom Ad-hoc interconnection: high-performance and low overhead Point-to-point do not scale well, since adding channels requires adding more physical wires 4
Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
Bus  (1/3) A bus is a set of spatially adjacent links  They define a  single , shared communication channel ( bus transparency ) Access to a bus is concurrent, thus  contention resolution  is required An  arbiter  manages concurrent access requests and assigns the resource to the user Area and computational overhead Different kind of bus Hierarchical e.g. IBM CoreConnect Split-bus Reduce capacity load 5
Bus  (2/3) Hierarchical bus The logical communication infrastructure is divided into subdomains Each domain is independent to the others A  bridge   is used to connect different, independent domains 6
Bus  (3/3) Split bus Reduce capacity load seen from the user interface Each segment can be used to address different domains in the system 7
Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
Network-on-Chip  (1/4) GENERAL  IDEA : borrow theories and applications from the well-known data communication field, e.g. LAN, WAN, MAN... On-chip network RATIONALE : to achieve high-performance communication we need Reliability Scalability Flexibility Adaptability Repeatability,  ease-to-reuse  approach Regular structures and concepts 8
Network-on-Chip  (2/4) XPIPES , first true NoC architecture used for multiprocessing elements based SoC Highly-parameterizable static NoC with several high-performance issues Pipelined inter-router connections IN/OUT buffering Reliable communication through communication protocols It is defined by a  library  of network element macros (SystemC defined) XPIPES COMPILER , reads the library, reads the user inputs and generate a Verilog instantiable NoC architecture 9
Network-on-Chip  (3/4) Layered approach to design allows  independent optimization  Separation of concerns Flexibility XPIPES is based on the  Smart Stack Assumptions The physical layer has non-zero probability of error We have to achieve a threshold of reliability Packet-switched network End-to-end delivery control based on the use of network elements 10
Network-on-Chip  (4/4) Smart Stack layered structure ( bottom-up ) 11 DATA LINK LAYER NETWORK LAYER TRANSPORT LAYER Increase reliability of the link (ARQ, FEC) End-to-end delivery control Decomposes messages into packets
Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
General overview The proposed approach consists of: a fix part a set of reconfigurable slots
Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
Fix part The fix part consists of: a set of computational components a set of CI components These components cannot be reconfigure at run time, since they have to provide a reliable communication channel between the reconfigurable slots
Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
Reconfigurable slots Each slot can be filled with: a computational module a communication module Both these two kind of slot share the same interface, since they have to be interchangeable at run time
Computational modules Computational modules do not interfere with the communication infrastructure wires This is possible thanks to the Early Access Partial Reconfiguration (EAPR) flow Computational module logic can use all the resources that are not occupied by the CI logic
CI modules CI modules can either use the CI wires in order to change their routing or leave them unchanged In this way it is possible to dynamically change the CI in order to achieve the desired configuration of communication channels
Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
A complete example
Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
Adaptation to point-to-point
Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
Adaptation to bus
Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
Adaptation to NoC
Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
Conclusions and future work The proposed approach is just a draft In order to use the proposed ideas, it is necessary to explore: the size of the fix part of the architecture the size of each reconfigurable slot the number of slices occupied for the CI for each reconfigurable slot
The end Thank you for your attention Do you have any questions?

More Related Content

PPT
3D-DRESD AC
PPT
3D-DRESD FT
PPT
3D-DRESD R4R
PPT
3DD 1e Laura
PDF
Demosaic RTL for ISP workflow
PDF
A DSP technical challange for an FPGA Engineer
PDF
MATLAB and Simulink for Communications System Design (Design Conference 2013)
PPTX
Logic synthesis,flootplan&placement
3D-DRESD AC
3D-DRESD FT
3D-DRESD R4R
3DD 1e Laura
Demosaic RTL for ISP workflow
A DSP technical challange for an FPGA Engineer
MATLAB and Simulink for Communications System Design (Design Conference 2013)
Logic synthesis,flootplan&placement

What's hot (20)

PDF
Logic synthesis with synopsys design compiler
PPT
Coding style for good synthesis
PDF
Lect01 flow
PPT
Synthesis
PPTX
Melp codec optimization using DSP kit
PDF
Design and Implementation of AMBA ASB apb bridge
PPTX
Field-programmable gate array
PDF
Physical design-complete
PDF
VLSI-Physical Design- Tool Terminalogy
PDF
Design And Verification of AMBA APB Protocol
PDF
Thesis Donato Slides EN
PPT
3D-DRESD DReAMS
PPT
damaro.ppt
PPTX
ASIC Design Flow | Physical Design | VLSI
PPT
MPHD RC Overview
DOCX
Novel reconfigurable hardware architecture for polynomial matrix multiplications
PDF
Design of high speed adders for efficient digital design blocks
PPTX
Vlsi design flow
PPTX
Floor planning
PPT
VLSI subsystem design processes and illustration
Logic synthesis with synopsys design compiler
Coding style for good synthesis
Lect01 flow
Synthesis
Melp codec optimization using DSP kit
Design and Implementation of AMBA ASB apb bridge
Field-programmable gate array
Physical design-complete
VLSI-Physical Design- Tool Terminalogy
Design And Verification of AMBA APB Protocol
Thesis Donato Slides EN
3D-DRESD DReAMS
damaro.ppt
ASIC Design Flow | Physical Design | VLSI
MPHD RC Overview
Novel reconfigurable hardware architecture for polynomial matrix multiplications
Design of high speed adders for efficient digital design blocks
Vlsi design flow
Floor planning
VLSI subsystem design processes and illustration
Ad

Viewers also liked (20)

PDF
Catalogo Navideño 2012 Detalles Exclusivos
PPTX
Guernica: Creación de un icono cultural
PDF
Monte -- machine learning in Python
PPTX
Boostez l’utilisation des sites SharePoint 23 mai 2014 Genève : Drag n'Point
PPT
Clase2 paradigmas en investigación
PPT
Disena el cambio
PPTX
HACIA DONDE VA LA CIRUGÍA DERMATOLOGICA
PPTX
PURAVERA - ECOTURISMO RURAL - Foro FEHISPOR 11
PDF
El Nuevo Aeropuerto de Quito, documentos para la Historia
PPT
Gabor Cselle - The Future of Email
PPS
33 edificios-mas-extranos-del-mundo
PPT
Indicadores de Paranavaí
PPS
E ti vengo a cercare
PPT
Fundamentos biológicos de la conducta
PPTX
Revista Trabajo Colectivo
PDF
Concepto de Territorio y la investigación en ciencias sociales
DOCX
Engativá es la localidad número 10 del distrito capital de bogotá
PPT
Acc chapter presentation for JCI awarness week
DOCX
El milagro de anna sulivan
DOCX
Sistema binario
Catalogo Navideño 2012 Detalles Exclusivos
Guernica: Creación de un icono cultural
Monte -- machine learning in Python
Boostez l’utilisation des sites SharePoint 23 mai 2014 Genève : Drag n'Point
Clase2 paradigmas en investigación
Disena el cambio
HACIA DONDE VA LA CIRUGÍA DERMATOLOGICA
PURAVERA - ECOTURISMO RURAL - Foro FEHISPOR 11
El Nuevo Aeropuerto de Quito, documentos para la Historia
Gabor Cselle - The Future of Email
33 edificios-mas-extranos-del-mundo
Indicadores de Paranavaí
E ti vengo a cercare
Fundamentos biológicos de la conducta
Revista Trabajo Colectivo
Concepto de Territorio y la investigación en ciencias sociales
Engativá es la localidad número 10 del distrito capital de bogotá
Acc chapter presentation for JCI awarness week
El milagro de anna sulivan
Sistema binario
Ad

Similar to 3D-DRESD CiTiES (20)

PDF
IRJET- Re-Configuration Topology for On-Chip Networks by Back-Tracking
PPTX
Design & implementation of high speed carry select adder
PDF
NoC_SoC-Interconnection_Structures-1.pdf
DOCX
Copy of colloquium 3 latest
PDF
A Lecture Note on Bluetooth v5.2 in TTA Education Program(2020)
PPTX
An Automatic Generation of NoC Architectures: An Application-Mapping Approach
PPTX
defense_PPT
PDF
Computational steering Interactive Design-through-Analysis for Simulation Sci...
PPT
Jeremy
PDF
www.ijerd.com
PDF
MPLS-VPN-Technology.pdf
PPTX
Trends and challenges in IP based SOC design
PDF
Cloud RAN fronthaul
DOCX
2014 IEEE JAVA NETWORKING COMPUTING PROJECT Cost effective resource allocatio...
DOCX
IEEE 2014 JAVA NETWORKING PROJECTS Cost effective resource allocation of over...
DOCX
2014 IEEE JAVA NETWORKING PROJECT Cost effective resource allocation of overl...
DOCX
Design of open core protocol ocp
PPTX
Provisioning Bandwidth & Logical Circuits Using Telecom-Based GIS .
PPTX
Cloud RAN for Mobile Networks_Final
PPT
Mp So C 18 Apr
IRJET- Re-Configuration Topology for On-Chip Networks by Back-Tracking
Design & implementation of high speed carry select adder
NoC_SoC-Interconnection_Structures-1.pdf
Copy of colloquium 3 latest
A Lecture Note on Bluetooth v5.2 in TTA Education Program(2020)
An Automatic Generation of NoC Architectures: An Application-Mapping Approach
defense_PPT
Computational steering Interactive Design-through-Analysis for Simulation Sci...
Jeremy
www.ijerd.com
MPLS-VPN-Technology.pdf
Trends and challenges in IP based SOC design
Cloud RAN fronthaul
2014 IEEE JAVA NETWORKING COMPUTING PROJECT Cost effective resource allocatio...
IEEE 2014 JAVA NETWORKING PROJECTS Cost effective resource allocation of over...
2014 IEEE JAVA NETWORKING PROJECT Cost effective resource allocation of overl...
Design of open core protocol ocp
Provisioning Bandwidth & Logical Circuits Using Telecom-Based GIS .
Cloud RAN for Mobile Networks_Final
Mp So C 18 Apr

More from Marco Santambrogio (20)

PPT
RCIM 2008 - - hArtes Atmel
PDF
RCIM 2008 - - UniCal
PDF
RCIM 2008 - - ALTERA
PDF
DHow2 - L6 VHDL
PDF
DHow2 - L6 Ant
PDF
DHow2 - L5
PDF
RCIM 2008 - - ALaRI
PDF
RCIM 2008 - Modello Scheduling
PDF
RCIM 2008 - HLR
PDF
RCIM 2008 -- EHW
PDF
RCIM 2008 - Modello Generale
PDF
RCIM 2008 - Allocation Relocation
PPT
RCIM 2008 - - hArtes_Ferrara
PDF
RCIM 2008 - Janus
PDF
RCIM 2008 - Intro
PPT
DHow2 - L2
PPT
DHow2 - L4
PPT
DHow2 - L1
PPT
RCW@DEI - Treasure hunt
PDF
RCW@DEI - ADL
RCIM 2008 - - hArtes Atmel
RCIM 2008 - - UniCal
RCIM 2008 - - ALTERA
DHow2 - L6 VHDL
DHow2 - L6 Ant
DHow2 - L5
RCIM 2008 - - ALaRI
RCIM 2008 - Modello Scheduling
RCIM 2008 - HLR
RCIM 2008 -- EHW
RCIM 2008 - Modello Generale
RCIM 2008 - Allocation Relocation
RCIM 2008 - - hArtes_Ferrara
RCIM 2008 - Janus
RCIM 2008 - Intro
DHow2 - L2
DHow2 - L4
DHow2 - L1
RCW@DEI - Treasure hunt
RCW@DEI - ADL

Recently uploaded (20)

PDF
The-Future-of-Automotive-Quality-is-Here-AI-Driven-Engineering.pdf
PPTX
AI-driven Assurance Across Your End-to-end Network With ThousandEyes
PDF
Planning-an-Audit-A-How-To-Guide-Checklist-WP.pdf
PDF
Aug23rd - Mulesoft Community Workshop - Hyd, India.pdf
PPTX
Training Program for knowledge in solar cell and solar industry
PDF
4 layer Arch & Reference Arch of IoT.pdf
PDF
Connector Corner: Transform Unstructured Documents with Agentic Automation
PDF
giants, standing on the shoulders of - by Daniel Stenberg
PDF
Rapid Prototyping: A lecture on prototyping techniques for interface design
PDF
SaaS reusability assessment using machine learning techniques
PPTX
MuleSoft-Compete-Deck for midddleware integrations
PDF
Dell Pro Micro: Speed customer interactions, patient processing, and learning...
PPTX
Microsoft User Copilot Training Slide Deck
PDF
The-2025-Engineering-Revolution-AI-Quality-and-DevOps-Convergence.pdf
PDF
“The Future of Visual AI: Efficient Multimodal Intelligence,” a Keynote Prese...
PDF
LMS bot: enhanced learning management systems for improved student learning e...
PDF
Transform-Your-Factory-with-AI-Driven-Quality-Engineering.pdf
PDF
Comparative analysis of machine learning models for fake news detection in so...
PDF
EIS-Webinar-Regulated-Industries-2025-08.pdf
PPTX
agenticai-neweraofintelligence-250529192801-1b5e6870.pptx
The-Future-of-Automotive-Quality-is-Here-AI-Driven-Engineering.pdf
AI-driven Assurance Across Your End-to-end Network With ThousandEyes
Planning-an-Audit-A-How-To-Guide-Checklist-WP.pdf
Aug23rd - Mulesoft Community Workshop - Hyd, India.pdf
Training Program for knowledge in solar cell and solar industry
4 layer Arch & Reference Arch of IoT.pdf
Connector Corner: Transform Unstructured Documents with Agentic Automation
giants, standing on the shoulders of - by Daniel Stenberg
Rapid Prototyping: A lecture on prototyping techniques for interface design
SaaS reusability assessment using machine learning techniques
MuleSoft-Compete-Deck for midddleware integrations
Dell Pro Micro: Speed customer interactions, patient processing, and learning...
Microsoft User Copilot Training Slide Deck
The-2025-Engineering-Revolution-AI-Quality-and-DevOps-Convergence.pdf
“The Future of Visual AI: Efficient Multimodal Intelligence,” a Keynote Prese...
LMS bot: enhanced learning management systems for improved student learning e...
Transform-Your-Factory-with-AI-Driven-Quality-Engineering.pdf
Comparative analysis of machine learning models for fake news detection in so...
EIS-Webinar-Regulated-Industries-2025-08.pdf
agenticai-neweraofintelligence-250529192801-1b5e6870.pptx

3D-DRESD CiTiES

  • 1. CITiES .:: Project Presentation ::.
  • 2. Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
  • 3. Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
  • 4. Point-to-Point Point-to-point interconnections Regular/Uniform Well-defined interconnection topology (e.g. full connected graph) Flexibility and regularity, but area overhead Custom Ad-hoc interconnection: high-performance and low overhead Point-to-point do not scale well, since adding channels requires adding more physical wires 4
  • 5. Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
  • 6. Bus (1/3) A bus is a set of spatially adjacent links They define a single , shared communication channel ( bus transparency ) Access to a bus is concurrent, thus contention resolution is required An arbiter manages concurrent access requests and assigns the resource to the user Area and computational overhead Different kind of bus Hierarchical e.g. IBM CoreConnect Split-bus Reduce capacity load 5
  • 7. Bus (2/3) Hierarchical bus The logical communication infrastructure is divided into subdomains Each domain is independent to the others A bridge is used to connect different, independent domains 6
  • 8. Bus (3/3) Split bus Reduce capacity load seen from the user interface Each segment can be used to address different domains in the system 7
  • 9. Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
  • 10. Network-on-Chip (1/4) GENERAL IDEA : borrow theories and applications from the well-known data communication field, e.g. LAN, WAN, MAN... On-chip network RATIONALE : to achieve high-performance communication we need Reliability Scalability Flexibility Adaptability Repeatability, ease-to-reuse approach Regular structures and concepts 8
  • 11. Network-on-Chip (2/4) XPIPES , first true NoC architecture used for multiprocessing elements based SoC Highly-parameterizable static NoC with several high-performance issues Pipelined inter-router connections IN/OUT buffering Reliable communication through communication protocols It is defined by a library of network element macros (SystemC defined) XPIPES COMPILER , reads the library, reads the user inputs and generate a Verilog instantiable NoC architecture 9
  • 12. Network-on-Chip (3/4) Layered approach to design allows independent optimization Separation of concerns Flexibility XPIPES is based on the Smart Stack Assumptions The physical layer has non-zero probability of error We have to achieve a threshold of reliability Packet-switched network End-to-end delivery control based on the use of network elements 10
  • 13. Network-on-Chip (4/4) Smart Stack layered structure ( bottom-up ) 11 DATA LINK LAYER NETWORK LAYER TRANSPORT LAYER Increase reliability of the link (ARQ, FEC) End-to-end delivery control Decomposes messages into packets
  • 14. Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
  • 15. General overview The proposed approach consists of: a fix part a set of reconfigurable slots
  • 16. Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
  • 17. Fix part The fix part consists of: a set of computational components a set of CI components These components cannot be reconfigure at run time, since they have to provide a reliable communication channel between the reconfigurable slots
  • 18. Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
  • 19. Reconfigurable slots Each slot can be filled with: a computational module a communication module Both these two kind of slot share the same interface, since they have to be interchangeable at run time
  • 20. Computational modules Computational modules do not interfere with the communication infrastructure wires This is possible thanks to the Early Access Partial Reconfiguration (EAPR) flow Computational module logic can use all the resources that are not occupied by the CI logic
  • 21. CI modules CI modules can either use the CI wires in order to change their routing or leave them unchanged In this way it is possible to dynamically change the CI in order to achieve the desired configuration of communication channels
  • 22. Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
  • 24. Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
  • 26. Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
  • 28. Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
  • 30. Outline Standard Communication Infrastructures (CIs): Point-to-point Bus Network-on-Chip (NoC) The proposed approach: General overview Fix part Reconfigurable slots A complete example Adaptation to point-to-point Adaptation to bus Adaptation to NoC Conclusions and future work
  • 31. Conclusions and future work The proposed approach is just a draft In order to use the proposed ideas, it is necessary to explore: the size of the fix part of the architecture the size of each reconfigurable slot the number of slices occupied for the CI for each reconfigurable slot
  • 32. The end Thank you for your attention Do you have any questions?