SlideShare a Scribd company logo
NXFEE INNOVATION
(SEMICONDUCTOR IP &PRODUCT DEVELOPMENT)
(ISO : 9001:2015Certified Company),
# 45, Vivekanandar Street, Dhevan kandappa Mudaliar nagar, Nainarmandapam,
Pondicherry– 605004, India.
Buy Project on Online :www.nxfee.com | contact : +91 9789443203 |
email : nxfee.innovation@gmail.com
_________________________________________________________________
A Closed-Form Expression for Minimum Operating Voltage of CMOS D
Flip-Flop
Abstract:
In this paper, a closed-form expression for estimating the minimum operating voltage
(VDDmin) of D flip-flops (FFs) is proposed. VDDmin is defined as the minimum supply
voltage at which the FFs are functional without errors. The proposed expression indicates
that VDDmin of FFs is a linear function of the square root of logarithm of the number of
FFs, and its slope depends on the within-die variation of the threshold voltage (VTH) and
its intercept depends on the balance between PMOS and NMOS, which is mainly due to
the die-to-die VTH variation. The proposed expression of VDDmin is validated by the
simulation results as well as the silicon measurements. Finally, we discuss the
dependence of VDDmin on the device parameters..
Software Implementation:
 TANNER EDA
Existing System:
ENERGY efficient computing is becoming increasingly important in the Internet of
Things era. The near/sub threshold operation is one of the most promising approaches to
maximize the energy efficiency. Fig. 1(a) shows the energy as a function of the supply
voltage (VDD). As VDD is reduced to the near/sub threshold region, the energy
decreases and is minimized at VDD = VOPT, since lowering VDD reduces the dynamic
energy, whereas it significantly raises the leakage energy due to an exponential increase
of the circuit delay threshold region.
NXFEE INNOVATION
(SEMICONDUCTOR IP &PRODUCT DEVELOPMENT)
(ISO : 9001:2015Certified Company),
# 45, Vivekanandar Street, Dhevan kandappa Mudaliar nagar, Nainarmandapam,
Pondicherry– 605004, India.
Buy Project on Online :www.nxfee.com | contact : +91 9789443203 |
email : nxfee.innovation@gmail.com
_________________________________________________________________
This is considered the target voltage for maximizing the energy efficiency. One of the
concerns to achieve the target voltage is the minimum operating voltage (VDDmin).
VDDmin is defined as the minimum VDD at which a circuit is functional without errors.
If VDDmin is higher than VOPT, minimum energy cannot be achieved, as shown in Fig.
1(a). Therefore, VDDmin is an indispensable factor for the near/sub threshold circuit
design. The ideal VDDmin of a single CMOS inverter was derived in and it was found to
be 36 mV at 300 K. Taking the manufacturing variability into consideration, however,
VDDmin is much higher in actual implementation. For example, Niiyama et al measured
VDDmin of ring oscillators and reported that VDDmin is more than 100 mV. They also
demonstrated that VDDmin depends on the number of inverters.
NXFEE INNOVATION
(SEMICONDUCTOR IP &PRODUCT DEVELOPMENT)
(ISO : 9001:2015Certified Company),
# 45, Vivekanandar Street, Dhevan kandappa Mudaliar nagar, Nainarmandapam,
Pondicherry– 605004, India.
Buy Project on Online :www.nxfee.com | contact : +91 9789443203 |
email : nxfee.innovation@gmail.com
_________________________________________________________________
Such a dependence was analytically investigated, which howed that VDDmin is a linear
function of the square root of logarithm of the number of logic gates. Furthermore, its
slope depends on the within-die (WID) variation of threshold voltage (VTH) and its
intercept depends on the balance between NMOS and PMOS, which is mainly due to the
die-to-die (D2D) VTH variation, as shown in Fig. 1(b). This means that VDDmin
becomes a concern especially in large-scale integrated circuits.
Fig. 1. (a) Energy of CMOS logic circuit. (b) Dependence of VDD min on the number of logic gates.
However, the analytical investigations on VDDmin focus only on combinational logic
gates, such as inverters and NAND gates, whereas D flip-flops (FFs) are not considered.
Although VDDmin of FFs was measured, the factors that influence VDDmin have not
been clarified yet. Since FFs are an important component in a logic circuit, analytical
investigations on VDDmin of FFs are also essential. In this paper, a closed-form
expression of VDDmin of FFs is proposed.
NXFEE INNOVATION
(SEMICONDUCTOR IP &PRODUCT DEVELOPMENT)
(ISO : 9001:2015Certified Company),
# 45, Vivekanandar Street, Dhevan kandappa Mudaliar nagar, Nainarmandapam,
Pondicherry– 605004, India.
Buy Project on Online :www.nxfee.com | contact : +91 9789443203 |
email : nxfee.innovation@gmail.com
_________________________________________________________________
This paper is the first work to show that the dependence of VDDmin of FFs on the
number of gates is same as that of combinational logic circuits presented. The
contributions of this paper are as follows. 1) Conventionally, Monte Carlo simulations,
which usually take a large computational time, are required to obtain VDDmin of FFs.
Using the proposed closed-form expression, VDDmin of the FF can be estimated easily.
2) The proposed expression shows what kind of and how the device parameters
determine VDDmin. Accordingly, circuit designers can identify better process
technologies and understand how FFs should be designed in terms of reducing VDDmin.
Disadvantages:
 Less Efficiency
 Advanced technology is not used
 Maximizing the circuit energy.
Proposed System:
Determination Factor of VDDmin
In this paper, VDDmin is defined as the minimum VDD at which FFs work without
functional errors. It should be noted that the setup and hold errors are not considered as
functional errors in this paper, since they have already been well investigated and can be
avoided via circuit design. On the other hand, the determination factor of VDDmin is
unknown. Therefore, we assume that VDDmin is determined not by the dynamic
behavior induced by the clock signal transition but by the static characteristics of the
master and slave latches in the FF and the FF fails when the hold static noise margin
(SNM) of the cross-coupled pair in either the master or the slave latch is insufficient.
NXFEE INNOVATION
(SEMICONDUCTOR IP &PRODUCT DEVELOPMENT)
(ISO : 9001:2015Certified Company),
# 45, Vivekanandar Street, Dhevan kandappa Mudaliar nagar, Nainarmandapam,
Pondicherry– 605004, India.
Buy Project on Online :www.nxfee.com | contact : +91 9789443203 |
email : nxfee.innovation@gmail.com
_________________________________________________________________
Usually, SNM is used for evaluating the stability of an Static Random Access Memory
cell. In this paper, we exploit the SNM as a metric for judging whether the FF is
functional. Fig. 2 shows the circuit schematic of a master latch of the FF assumed in this
paper. When the clock signal is high, two tri state inverters are considered as an
equivalent inverter, which is denoted by TINV, as shown in Fig. 2. In this case, the
master latch forms a cross-coupled pair consisting of an inverter, which is denoted by
INV, and TINV. In this section, we focus on the SNM of this cross-coupled pair.
Fig. 2. Circuit schematic of a master latch of an FF.
NXFEE INNOVATION
(SEMICONDUCTOR IP &PRODUCT DEVELOPMENT)
(ISO : 9001:2015Certified Company),
# 45, Vivekanandar Street, Dhevan kandappa Mudaliar nagar, Nainarmandapam,
Pondicherry– 605004, India.
Buy Project on Online :www.nxfee.com | contact : +91 9789443203 |
email : nxfee.innovation@gmail.com
_________________________________________________________________
the characteristics of TINV depend on the voltage of the input (D in Fig. 2). However, the
dependence of the characteristics on D is relatively small; hence, it is not considered in
the derivation described in this section for simplicity.
To obtain results that are more accurate, the dependence should be taken into account. In
addition, the characteristics of TINV may not perfect. In this case, the I–V characteristics
of TINV should be approximated where VGS is close to VDD. The simulations
conducted in this paper are based on the 32-nm-predictive technology model (PTM)
CMOS technology.
Advantages:
 More Efficiency
 32-nm Cmos technology is used
 Minimizing the circuit energy
References:
[1] S. Paul et al., “An energy harvesting wireless sensor node for IoT systems featuring a near-threshold
voltage IA-32 microcontroller in 14 nm tri-gate CMOS,” in Symp. VLSI Circuits Dig. Tech. Papers,
2016, pp. 78–79.
[2] J. Myers, A. Savanth, D. Howard, R. Gaddh, P. Prabhat, and D. Flynn, “An 80 nW retention
11.7pJ/cycle active sub threshold ARM cortexM0+ subsystem in 65 nm CMOS for WSN applications,”
in ISSCC Dig. Tech. Papers, 2015, pp. 134–145.
[3] H. Kaul et al., “A 320 mV 56 μW 411 GOPS/watt ultra-low voltage motion estimation accelerator in
65 nm CMOS,” IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 107–114, Jan. 2009.
NXFEE INNOVATION
(SEMICONDUCTOR IP &PRODUCT DEVELOPMENT)
(ISO : 9001:2015Certified Company),
# 45, Vivekanandar Street, Dhevan kandappa Mudaliar nagar, Nainarmandapam,
Pondicherry– 605004, India.
Buy Project on Online :www.nxfee.com | contact : +91 9789443203 |
email : nxfee.innovation@gmail.com
_________________________________________________________________
[4] H. Fuketa et al., “Device-circuit interactions in extremely low voltage CMOS designs,” in IEDM
Tech. Dig., 2011, pp. 559–562.
[5] H. Fuketa et al., “A closed-form expression for estimating minimum operating voltage (VDDmin) of
CMOS logic gates,” in Proc. DAC, 2011, pp. 984–989.
[6] J. Meindl and J. Davis, “The fundamental limit on binary switching energy for tera scale integration
(TSI),” IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1515–1516, Oct. 2000. This article has been
accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception
of pagination. 10 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI)
SYSTEMS
[7] M. Alioto, “Understanding DC behavior of sub threshold CMOS logic through closed-form
analysis,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 7, pp. 1597–1607, Jul. 2010.
[8] T. Niiyama, Z. Piao, K. Ishida, M. Murakata, M. Takamiya, and T. Sakurai, “Increasing minimum
operating voltage (VDDmin) with number of CMOS logic gates and experimental verification with up to
1Mega-stage ring oscillators,” in Proc. ISLPED, 2008, pp. 117–122.
[9] T. Yasufuku et al., “24% power reduction by post-fabrication dual supply voltage control of 64
voltage domains in VDDmin limited ultra low voltage logic circuits,” in Proc. ISQED, 2012, pp. 586–
591.
[10] H. Fuketa et al., “12.7-times energy efficiency increase of 16-bit integer unit by power supply
voltage (VDD) scaling from 1.2V to 310 mV enabled by contention-less flip-flops (CLFF) and separated
VDD between flip-flops and combinational logics,” in Proc. ISLPED, 2011, pp. 21–26.
[11] H. Fuketa et al., “Minimizing energy of integer unit by higher voltage flip-flop: VDDmin-aware
dual supply voltage technique,” IEEE Trans. VLSI Syst., vol. 21, no. 6, pp. 1175–1179, Jun. 2013.
[12] J. Tolbert, X. Zhao, S. Lim, and S. Mukhopadhyay, “Slew-aware clock tree design for reliable sub
threshold circuits,” in Proc. ISLPED, 2009, pp. 15–20.
[13] A. J. Bhavnagarwala, X. Tang, and J. D. Meindl, “The impact of intrinsic device fluctuations on
CMOS SRAM cell stability,” IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 658–665, Apr. 2001. [14]
H. Fuketa, S. O’Uchi, K. Fukuda, T. Mori, Y. M

More Related Content

Similar to A closed form expression for minimum operating voltage of cmos d flip-flop (20)

PDF
CMOS Topic 5 -_cmos_inverter
Ikhwan_Fakrudin
 
PPTX
IO Circuit_1.pptx
SudheerRaja5
 
PDF
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET Journal
 
PDF
Ch7.pdf fghjkloiuytrezgdrsrddfhhvhjgufygfgjhfugyfufutfgyufuygfuygfuytfuytftfy...
SuKosh1
 
PPTX
Design and analysis of ultra low power vlsi circuit in sub and near threshold...
TushitBanerjee
 
PPTX
VLSI_MOS.pptx
VijayRaoKumbhare1
 
PPTX
CO-3 Part-2 combinational logic vlsi design
LakshmiJagupilla
 
PDF
Power consumption
sdpable
 
PDF
8LowPowerVLSI THIRD MODULE 2019 SCHEME.pdf
RintuKurian3
 
PPTX
Elecrical Propertiesddfafafafafafafav.pptx
rajukolluri
 
PPTX
Unit no. 5 cmos logic design
swagatkarve
 
PDF
Advd lecture 08 -inverte rpart3
Hardik Gupta
 
PDF
VLSI IEEE Transaction 2018 - IEEE Transaction
Nxfee Innovation
 
PDF
DESIGN AND PERFORMANCE ANALYSIS OF ULTRA LOW POWER 6T SRAM USING ADIABATIC TE...
VLSICS Design
 
PPT
Lecture 9.ppt
TimePresents
 
PPT
VLSI- Unit II
MADHUMITHA154
 
PPT
Bai giang cong nghe vi dien tu tap 8.ppt
PhcLc49
 
PPT
Bai giang cong nghe vi dien tu tap 8.ppt
PhcLc49
 
PPT
Bai giang cong nghe vi dien tu tap 8.ppt
PhcLc49
 
PPT
Bai giang cong nghe vi dien tu tap 8.ppt
PhcLc49
 
CMOS Topic 5 -_cmos_inverter
Ikhwan_Fakrudin
 
IO Circuit_1.pptx
SudheerRaja5
 
IRJET- Fin FET Two Bit Comparator for Low Voltage, Low Power, High Speed and ...
IRJET Journal
 
Ch7.pdf fghjkloiuytrezgdrsrddfhhvhjgufygfgjhfugyfufutfgyufuygfuygfuytfuytftfy...
SuKosh1
 
Design and analysis of ultra low power vlsi circuit in sub and near threshold...
TushitBanerjee
 
VLSI_MOS.pptx
VijayRaoKumbhare1
 
CO-3 Part-2 combinational logic vlsi design
LakshmiJagupilla
 
Power consumption
sdpable
 
8LowPowerVLSI THIRD MODULE 2019 SCHEME.pdf
RintuKurian3
 
Elecrical Propertiesddfafafafafafafav.pptx
rajukolluri
 
Unit no. 5 cmos logic design
swagatkarve
 
Advd lecture 08 -inverte rpart3
Hardik Gupta
 
VLSI IEEE Transaction 2018 - IEEE Transaction
Nxfee Innovation
 
DESIGN AND PERFORMANCE ANALYSIS OF ULTRA LOW POWER 6T SRAM USING ADIABATIC TE...
VLSICS Design
 
Lecture 9.ppt
TimePresents
 
VLSI- Unit II
MADHUMITHA154
 
Bai giang cong nghe vi dien tu tap 8.ppt
PhcLc49
 
Bai giang cong nghe vi dien tu tap 8.ppt
PhcLc49
 
Bai giang cong nghe vi dien tu tap 8.ppt
PhcLc49
 
Bai giang cong nghe vi dien tu tap 8.ppt
PhcLc49
 

More from Nxfee Innovation (20)

DOCX
Noise insensitive pll using a gate-voltage-boosted source-follower regulator ...
Nxfee Innovation
 
DOCX
An efficient fault tolerance design for integer parallel matrix vector
Nxfee Innovation
 
PDF
Vector processing aware advanced clock-gating techniques for low-power fused ...
Nxfee Innovation
 
PDF
The implementation of the improved omp for aic reconstruction based on parall...
Nxfee Innovation
 
PDF
Securing the present block cipher against combined side channel analysis and ...
Nxfee Innovation
 
PDF
Multilevel half rate phase detector for clock and data recovery circuits
Nxfee Innovation
 
PDF
Low complexity methodology for complex square-root computation
Nxfee Innovation
 
PDF
Fast neural network training on fpga using quasi newton optimization method
Nxfee Innovation
 
PDF
Efficient fpga mapping of pipeline sdf fft cores
Nxfee Innovation
 
PDF
Design of an area efficient million-bit integer multiplier using double modul...
Nxfee Innovation
 
PDF
Design and fpga implementation of a reconfigurable digital down converter for...
Nxfee Innovation
 
PDF
Combating data leakage trojans in commercial and asic applications with time ...
Nxfee Innovation
 
PDF
Approximate sum of-products designs based on distributed arithmetic
Nxfee Innovation
 
PDF
Approximate hybrid high radix encoding for energy efficient inexact multipliers
Nxfee Innovation
 
PDF
Analysis and design of cost effective, high-throughput ldpc decoders
Nxfee Innovation
 
PDF
An energy efficient programmable many core accelerator for personalized biome...
Nxfee Innovation
 
PDF
Algorithm and vlsi architecture design of proportionate type lms adaptive fil...
Nxfee Innovation
 
PDF
A reconfigurable ldpc decoder optimized applications
Nxfee Innovation
 
PDF
A high accuracy programmable pulse generator with a 10-ps timing resolution
Nxfee Innovation
 
PDF
A flexible wildcard pattern matching accelerator via simultaneous discrete fi...
Nxfee Innovation
 
Noise insensitive pll using a gate-voltage-boosted source-follower regulator ...
Nxfee Innovation
 
An efficient fault tolerance design for integer parallel matrix vector
Nxfee Innovation
 
Vector processing aware advanced clock-gating techniques for low-power fused ...
Nxfee Innovation
 
The implementation of the improved omp for aic reconstruction based on parall...
Nxfee Innovation
 
Securing the present block cipher against combined side channel analysis and ...
Nxfee Innovation
 
Multilevel half rate phase detector for clock and data recovery circuits
Nxfee Innovation
 
Low complexity methodology for complex square-root computation
Nxfee Innovation
 
Fast neural network training on fpga using quasi newton optimization method
Nxfee Innovation
 
Efficient fpga mapping of pipeline sdf fft cores
Nxfee Innovation
 
Design of an area efficient million-bit integer multiplier using double modul...
Nxfee Innovation
 
Design and fpga implementation of a reconfigurable digital down converter for...
Nxfee Innovation
 
Combating data leakage trojans in commercial and asic applications with time ...
Nxfee Innovation
 
Approximate sum of-products designs based on distributed arithmetic
Nxfee Innovation
 
Approximate hybrid high radix encoding for energy efficient inexact multipliers
Nxfee Innovation
 
Analysis and design of cost effective, high-throughput ldpc decoders
Nxfee Innovation
 
An energy efficient programmable many core accelerator for personalized biome...
Nxfee Innovation
 
Algorithm and vlsi architecture design of proportionate type lms adaptive fil...
Nxfee Innovation
 
A reconfigurable ldpc decoder optimized applications
Nxfee Innovation
 
A high accuracy programmable pulse generator with a 10-ps timing resolution
Nxfee Innovation
 
A flexible wildcard pattern matching accelerator via simultaneous discrete fi...
Nxfee Innovation
 
Ad

Recently uploaded (20)

PPTX
Cleaning Validation Ppt Pharmaceutical validation
Ms. Ashatai Patil
 
PPTX
CONCEPT OF CHILD CARE. pptx
AneetaSharma15
 
PPTX
Introduction to Probability(basic) .pptx
purohitanuj034
 
PDF
EXCRETION-STRUCTURE OF NEPHRON,URINE FORMATION
raviralanaresh2
 
PPTX
Applications of matrices In Real Life_20250724_091307_0000.pptx
gehlotkrish03
 
PPTX
PROTIEN ENERGY MALNUTRITION: NURSING MANAGEMENT.pptx
PRADEEP ABOTHU
 
PPTX
HEALTH CARE DELIVERY SYSTEM - UNIT 2 - GNM 3RD YEAR.pptx
Priyanshu Anand
 
PPTX
Sonnet 130_ My Mistress’ Eyes Are Nothing Like the Sun By William Shakespear...
DhatriParmar
 
PDF
BÀI TẬP TEST BỔ TRỢ THEO TỪNG CHỦ ĐỀ CỦA TỪNG UNIT KÈM BÀI TẬP NGHE - TIẾNG A...
Nguyen Thanh Tu Collection
 
PPTX
I INCLUDED THIS TOPIC IS INTELLIGENCE DEFINITION, MEANING, INDIVIDUAL DIFFERE...
parmarjuli1412
 
DOCX
Unit 5: Speech-language and swallowing disorders
JELLA VISHNU DURGA PRASAD
 
PPTX
Translation_ Definition, Scope & Historical Development.pptx
DhatriParmar
 
PPTX
Virus sequence retrieval from NCBI database
yamunaK13
 
PPTX
Applied-Statistics-1.pptx hardiba zalaaa
hardizala899
 
DOCX
Modul Ajar Deep Learning Bahasa Inggris Kelas 11 Terbaru 2025
wahyurestu63
 
PPTX
Unlock the Power of Cursor AI: MuleSoft Integrations
Veera Pallapu
 
PPTX
Basics and rules of probability with real-life uses
ravatkaran694
 
PPTX
K-Circle-Weekly-Quiz12121212-May2025.pptx
Pankaj Rodey
 
PPT
DRUGS USED IN THERAPY OF SHOCK, Shock Therapy, Treatment or management of shock
Rajshri Ghogare
 
PPTX
Top 10 AI Tools, Like ChatGPT. You Must Learn In 2025
Digilearnings
 
Cleaning Validation Ppt Pharmaceutical validation
Ms. Ashatai Patil
 
CONCEPT OF CHILD CARE. pptx
AneetaSharma15
 
Introduction to Probability(basic) .pptx
purohitanuj034
 
EXCRETION-STRUCTURE OF NEPHRON,URINE FORMATION
raviralanaresh2
 
Applications of matrices In Real Life_20250724_091307_0000.pptx
gehlotkrish03
 
PROTIEN ENERGY MALNUTRITION: NURSING MANAGEMENT.pptx
PRADEEP ABOTHU
 
HEALTH CARE DELIVERY SYSTEM - UNIT 2 - GNM 3RD YEAR.pptx
Priyanshu Anand
 
Sonnet 130_ My Mistress’ Eyes Are Nothing Like the Sun By William Shakespear...
DhatriParmar
 
BÀI TẬP TEST BỔ TRỢ THEO TỪNG CHỦ ĐỀ CỦA TỪNG UNIT KÈM BÀI TẬP NGHE - TIẾNG A...
Nguyen Thanh Tu Collection
 
I INCLUDED THIS TOPIC IS INTELLIGENCE DEFINITION, MEANING, INDIVIDUAL DIFFERE...
parmarjuli1412
 
Unit 5: Speech-language and swallowing disorders
JELLA VISHNU DURGA PRASAD
 
Translation_ Definition, Scope & Historical Development.pptx
DhatriParmar
 
Virus sequence retrieval from NCBI database
yamunaK13
 
Applied-Statistics-1.pptx hardiba zalaaa
hardizala899
 
Modul Ajar Deep Learning Bahasa Inggris Kelas 11 Terbaru 2025
wahyurestu63
 
Unlock the Power of Cursor AI: MuleSoft Integrations
Veera Pallapu
 
Basics and rules of probability with real-life uses
ravatkaran694
 
K-Circle-Weekly-Quiz12121212-May2025.pptx
Pankaj Rodey
 
DRUGS USED IN THERAPY OF SHOCK, Shock Therapy, Treatment or management of shock
Rajshri Ghogare
 
Top 10 AI Tools, Like ChatGPT. You Must Learn In 2025
Digilearnings
 
Ad

A closed form expression for minimum operating voltage of cmos d flip-flop

  • 1. NXFEE INNOVATION (SEMICONDUCTOR IP &PRODUCT DEVELOPMENT) (ISO : 9001:2015Certified Company), # 45, Vivekanandar Street, Dhevan kandappa Mudaliar nagar, Nainarmandapam, Pondicherry– 605004, India. Buy Project on Online :www.nxfee.com | contact : +91 9789443203 | email : [email protected] _________________________________________________________________ A Closed-Form Expression for Minimum Operating Voltage of CMOS D Flip-Flop Abstract: In this paper, a closed-form expression for estimating the minimum operating voltage (VDDmin) of D flip-flops (FFs) is proposed. VDDmin is defined as the minimum supply voltage at which the FFs are functional without errors. The proposed expression indicates that VDDmin of FFs is a linear function of the square root of logarithm of the number of FFs, and its slope depends on the within-die variation of the threshold voltage (VTH) and its intercept depends on the balance between PMOS and NMOS, which is mainly due to the die-to-die VTH variation. The proposed expression of VDDmin is validated by the simulation results as well as the silicon measurements. Finally, we discuss the dependence of VDDmin on the device parameters.. Software Implementation:  TANNER EDA Existing System: ENERGY efficient computing is becoming increasingly important in the Internet of Things era. The near/sub threshold operation is one of the most promising approaches to maximize the energy efficiency. Fig. 1(a) shows the energy as a function of the supply voltage (VDD). As VDD is reduced to the near/sub threshold region, the energy decreases and is minimized at VDD = VOPT, since lowering VDD reduces the dynamic energy, whereas it significantly raises the leakage energy due to an exponential increase of the circuit delay threshold region.
  • 2. NXFEE INNOVATION (SEMICONDUCTOR IP &PRODUCT DEVELOPMENT) (ISO : 9001:2015Certified Company), # 45, Vivekanandar Street, Dhevan kandappa Mudaliar nagar, Nainarmandapam, Pondicherry– 605004, India. Buy Project on Online :www.nxfee.com | contact : +91 9789443203 | email : [email protected] _________________________________________________________________ This is considered the target voltage for maximizing the energy efficiency. One of the concerns to achieve the target voltage is the minimum operating voltage (VDDmin). VDDmin is defined as the minimum VDD at which a circuit is functional without errors. If VDDmin is higher than VOPT, minimum energy cannot be achieved, as shown in Fig. 1(a). Therefore, VDDmin is an indispensable factor for the near/sub threshold circuit design. The ideal VDDmin of a single CMOS inverter was derived in and it was found to be 36 mV at 300 K. Taking the manufacturing variability into consideration, however, VDDmin is much higher in actual implementation. For example, Niiyama et al measured VDDmin of ring oscillators and reported that VDDmin is more than 100 mV. They also demonstrated that VDDmin depends on the number of inverters.
  • 3. NXFEE INNOVATION (SEMICONDUCTOR IP &PRODUCT DEVELOPMENT) (ISO : 9001:2015Certified Company), # 45, Vivekanandar Street, Dhevan kandappa Mudaliar nagar, Nainarmandapam, Pondicherry– 605004, India. Buy Project on Online :www.nxfee.com | contact : +91 9789443203 | email : [email protected] _________________________________________________________________ Such a dependence was analytically investigated, which howed that VDDmin is a linear function of the square root of logarithm of the number of logic gates. Furthermore, its slope depends on the within-die (WID) variation of threshold voltage (VTH) and its intercept depends on the balance between NMOS and PMOS, which is mainly due to the die-to-die (D2D) VTH variation, as shown in Fig. 1(b). This means that VDDmin becomes a concern especially in large-scale integrated circuits. Fig. 1. (a) Energy of CMOS logic circuit. (b) Dependence of VDD min on the number of logic gates. However, the analytical investigations on VDDmin focus only on combinational logic gates, such as inverters and NAND gates, whereas D flip-flops (FFs) are not considered. Although VDDmin of FFs was measured, the factors that influence VDDmin have not been clarified yet. Since FFs are an important component in a logic circuit, analytical investigations on VDDmin of FFs are also essential. In this paper, a closed-form expression of VDDmin of FFs is proposed.
  • 4. NXFEE INNOVATION (SEMICONDUCTOR IP &PRODUCT DEVELOPMENT) (ISO : 9001:2015Certified Company), # 45, Vivekanandar Street, Dhevan kandappa Mudaliar nagar, Nainarmandapam, Pondicherry– 605004, India. Buy Project on Online :www.nxfee.com | contact : +91 9789443203 | email : [email protected] _________________________________________________________________ This paper is the first work to show that the dependence of VDDmin of FFs on the number of gates is same as that of combinational logic circuits presented. The contributions of this paper are as follows. 1) Conventionally, Monte Carlo simulations, which usually take a large computational time, are required to obtain VDDmin of FFs. Using the proposed closed-form expression, VDDmin of the FF can be estimated easily. 2) The proposed expression shows what kind of and how the device parameters determine VDDmin. Accordingly, circuit designers can identify better process technologies and understand how FFs should be designed in terms of reducing VDDmin. Disadvantages:  Less Efficiency  Advanced technology is not used  Maximizing the circuit energy. Proposed System: Determination Factor of VDDmin In this paper, VDDmin is defined as the minimum VDD at which FFs work without functional errors. It should be noted that the setup and hold errors are not considered as functional errors in this paper, since they have already been well investigated and can be avoided via circuit design. On the other hand, the determination factor of VDDmin is unknown. Therefore, we assume that VDDmin is determined not by the dynamic behavior induced by the clock signal transition but by the static characteristics of the master and slave latches in the FF and the FF fails when the hold static noise margin (SNM) of the cross-coupled pair in either the master or the slave latch is insufficient.
  • 5. NXFEE INNOVATION (SEMICONDUCTOR IP &PRODUCT DEVELOPMENT) (ISO : 9001:2015Certified Company), # 45, Vivekanandar Street, Dhevan kandappa Mudaliar nagar, Nainarmandapam, Pondicherry– 605004, India. Buy Project on Online :www.nxfee.com | contact : +91 9789443203 | email : [email protected] _________________________________________________________________ Usually, SNM is used for evaluating the stability of an Static Random Access Memory cell. In this paper, we exploit the SNM as a metric for judging whether the FF is functional. Fig. 2 shows the circuit schematic of a master latch of the FF assumed in this paper. When the clock signal is high, two tri state inverters are considered as an equivalent inverter, which is denoted by TINV, as shown in Fig. 2. In this case, the master latch forms a cross-coupled pair consisting of an inverter, which is denoted by INV, and TINV. In this section, we focus on the SNM of this cross-coupled pair. Fig. 2. Circuit schematic of a master latch of an FF.
  • 6. NXFEE INNOVATION (SEMICONDUCTOR IP &PRODUCT DEVELOPMENT) (ISO : 9001:2015Certified Company), # 45, Vivekanandar Street, Dhevan kandappa Mudaliar nagar, Nainarmandapam, Pondicherry– 605004, India. Buy Project on Online :www.nxfee.com | contact : +91 9789443203 | email : [email protected] _________________________________________________________________ the characteristics of TINV depend on the voltage of the input (D in Fig. 2). However, the dependence of the characteristics on D is relatively small; hence, it is not considered in the derivation described in this section for simplicity. To obtain results that are more accurate, the dependence should be taken into account. In addition, the characteristics of TINV may not perfect. In this case, the I–V characteristics of TINV should be approximated where VGS is close to VDD. The simulations conducted in this paper are based on the 32-nm-predictive technology model (PTM) CMOS technology. Advantages:  More Efficiency  32-nm Cmos technology is used  Minimizing the circuit energy References: [1] S. Paul et al., “An energy harvesting wireless sensor node for IoT systems featuring a near-threshold voltage IA-32 microcontroller in 14 nm tri-gate CMOS,” in Symp. VLSI Circuits Dig. Tech. Papers, 2016, pp. 78–79. [2] J. Myers, A. Savanth, D. Howard, R. Gaddh, P. Prabhat, and D. Flynn, “An 80 nW retention 11.7pJ/cycle active sub threshold ARM cortexM0+ subsystem in 65 nm CMOS for WSN applications,” in ISSCC Dig. Tech. Papers, 2015, pp. 134–145. [3] H. Kaul et al., “A 320 mV 56 μW 411 GOPS/watt ultra-low voltage motion estimation accelerator in 65 nm CMOS,” IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 107–114, Jan. 2009.
  • 7. NXFEE INNOVATION (SEMICONDUCTOR IP &PRODUCT DEVELOPMENT) (ISO : 9001:2015Certified Company), # 45, Vivekanandar Street, Dhevan kandappa Mudaliar nagar, Nainarmandapam, Pondicherry– 605004, India. Buy Project on Online :www.nxfee.com | contact : +91 9789443203 | email : [email protected] _________________________________________________________________ [4] H. Fuketa et al., “Device-circuit interactions in extremely low voltage CMOS designs,” in IEDM Tech. Dig., 2011, pp. 559–562. [5] H. Fuketa et al., “A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates,” in Proc. DAC, 2011, pp. 984–989. [6] J. Meindl and J. Davis, “The fundamental limit on binary switching energy for tera scale integration (TSI),” IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1515–1516, Oct. 2000. This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination. 10 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS [7] M. Alioto, “Understanding DC behavior of sub threshold CMOS logic through closed-form analysis,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 7, pp. 1597–1607, Jul. 2010. [8] T. Niiyama, Z. Piao, K. Ishida, M. Murakata, M. Takamiya, and T. Sakurai, “Increasing minimum operating voltage (VDDmin) with number of CMOS logic gates and experimental verification with up to 1Mega-stage ring oscillators,” in Proc. ISLPED, 2008, pp. 117–122. [9] T. Yasufuku et al., “24% power reduction by post-fabrication dual supply voltage control of 64 voltage domains in VDDmin limited ultra low voltage logic circuits,” in Proc. ISQED, 2012, pp. 586– 591. [10] H. Fuketa et al., “12.7-times energy efficiency increase of 16-bit integer unit by power supply voltage (VDD) scaling from 1.2V to 310 mV enabled by contention-less flip-flops (CLFF) and separated VDD between flip-flops and combinational logics,” in Proc. ISLPED, 2011, pp. 21–26. [11] H. Fuketa et al., “Minimizing energy of integer unit by higher voltage flip-flop: VDDmin-aware dual supply voltage technique,” IEEE Trans. VLSI Syst., vol. 21, no. 6, pp. 1175–1179, Jun. 2013. [12] J. Tolbert, X. Zhao, S. Lim, and S. Mukhopadhyay, “Slew-aware clock tree design for reliable sub threshold circuits,” in Proc. ISLPED, 2009, pp. 15–20. [13] A. J. Bhavnagarwala, X. Tang, and J. D. Meindl, “The impact of intrinsic device fluctuations on CMOS SRAM cell stability,” IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 658–665, Apr. 2001. [14] H. Fuketa, S. O’Uchi, K. Fukuda, T. Mori, Y. M