Analysis of Binary DC Source Reduced Switch 7-level Inverter

International Journal of Power Electronics and Drive System (IJPEDS)
Vol. 6, No. 1, March 2015, pp. 70~76
ISSN: 2088-8694  70
Journal homepage: http://iaesjournal.com/online/index.php/IJPEDS
Analysis of Binary DC Source Reduced Switch 7-level Inverter
V. Arun*, B. Shanthi**, M.Arumugam*
* Department of Electrical and Engineering, Arunai Engineering College, India
** Centralised Instrumentation and Service Laboratory, Annamalai University, India
Article Info ABSTRACT
Article history:
Received Nov 7, 2014
Revised Jan 1, 2015
Accepted Jan 15, 2015
This paper proposes a binary DC source reduced switch 7-level inverter.
Binary DC source reduced switch inverter is triggered by the Unipolar PWM
strategy having sinusoidal and trapezoidal reference with triangular carriers.
These pulse width modulating (PWM) strategies include phase disposition
(PD), alternate phase opposition disposition (APOD), carrier overlapping
(CO). Performance factors like total harmonic distortion (THD), VRMS
(fundamental) and crest factor are evaluated for various modulation indices.
Simulations were performed using MATLAB-SIMULINK. It is observed
that UPDPWM strategy with trapezoidal reference provides output with
relatively low distortion and UCOPWM strategy with trapezoidal reference
provides relatively higher fundamental RMS output voltage.
Keyword:
APOD
CO
PD
PWM
THD Copyright © 2015 Institute of Advanced Engineering and Science.
All rights reserved.
Corresponding Author:
V.Arun,
Departement of Electrical and Electronics Engineering,
Arunai Engineering College,
Velu Nagar, Tiruvannamalai 606603, Tamilnadu, India
Email: varunpse@yahoo.com
1. INTRODUCTION
The main function of a multilevel inverter is to produce a desired ac voltage waveform from several
levels of dc voltages. These dc voltages may or may not be equal to one another. The ac voltage produced
from these dc voltages approaches a sinusoid. Lai Aghdam et al [1] analyzed various multicarrier PWM
methods for asymmetric multilevel inverter. Arif et al [2] proposed a modified cascaded multilevel inverter
with reduced switch count employing bypass diode. Bahr Eldin et al [3] developed a new multicarrier based
pwm for multilevel converter. Bensraj and Natarajan [4] proposed trapezoidal pwm strategies for a single
phase five level cascaded inverter. Ceglia e al [5] developed A new simplified multilevel inverter topology
for DC-AC conversion. Ehsan Najafi et al [6] under took a design and implementation of a new multilevel
inverter topology. Juan Dixon et al [7] proposed asymmetrical multilevel inverter for traction drives using
only one dc supply. Murugesan et al [8] introduced a new multilevel inverter topology using less number of
switches. Mondal et al [9] developed a reduced switch-count five-level inverter with common-mode voltage
elimination for an open-end winding induction motor drive. Rabiya Rasheed in [10] introduced a reduced
switch multilevel topology for drives application. Rokan et al [11] discussed new multilevel inverter
topology with reduced number of switches. Sujanarko in [12] introduced advanced carrier based pulse width
modulation in asymmetric cascaded multilevel inverter. Murugesan in [13] proposed seven level modified
cascaded inverter for induction motor drive applications. Thamizhselvan and Seyezhai [14] discussed a novel
pwm hybrid multilevel inverter for fuel cell application. Nakul et al [15] proposed a twenty one level
multilevel inverter with reduced switch and source. Gnana Prakash et al [16] developed a new structure
multilevel inverter with reduced switch. This paper presents a single phase binary DC source seven level
inverter topology for investigation using unipolar PWM control strategies. Simulations were performed using
MATLAB-SIMULINK. Harmonic analysis and evaluation of different performance measures for various
modulation indices have been carried out and presented.

IJPEDS ISSN: 2088-8694 
Analysis of Binary DC Source Reduced Switch 7-level Inverter n (V. Arun)
71
2. PROPOSED REDUCED SWITCH SEVEN LEVEL INVERTER
The proposed inverter differs from conventional inverter by peculiarity of having binary distribution
of voltage sources. The general structure of proposed inverter is shown in Figure 1. This inverter having two
conversion cell and One H Bridge. Each conversion cell consists of only one active switching element and
one bypass diode and one voltage source. The switches (S1 and S2) and diodes (D1 and D2) produce only
unipolar output, H bridge circuit makes output voltage in both the polarity. This type of inverter consist of
two unequal DC voltage with R load.
Vdc
2Vdc
S1
S2
D2
D1
A2
B1
B2
A1
LOAD
Figure 1. Binary DC source MLI
In binary DC source MLI, output voltage level is seven, if n number of H-bridge module has
independent DC sources in sequence of the power of 2, an expected output voltage level is given as:
1
2 1, 1, 2..n
nV n
   (1)
3. UNIPOLAR PULSE WIDTH MODULATION SCHEME
In this section, it is explained the results of research and at the same time is given the
comprehensive discussion. Results can be presented in figures, graphs, tables and others that make the reader
understand easily [2], [5]. The discussion can be made in several sub-chapters. The scheme uses a unipolar
sine and trapezoidal as modulating signal and triangular as carriers. In this PWM scheme, triangular carriers
are compared with rectified sine and trapezoidal reference. The intersection between the unipolar reference
signal and the carrier signals defines the switching instant of the PWM pulse. The multiple carriers used are
positioned above zero level and the number of carriers is dependent on the output voltage levels. For an m-
level inverter, (m-1)/2 carriers with the same frequency fc and the same amplitude Ac are disposed. The
reference waveform has peak-to-peak amplitude Am and frequency fm. The reference is continuously
compared with each of the carrier signals. If the reference is greater than a carrier signal, then the active
device corresponding to that carrier is switched on; and if the reference is less than a carrier signal, then the
active device corresponding to that carrier is switched off. There are many alternative strategies are possible,
some of them are tried in this paper and they are:
a. Unipolar Phase disposition PWM strategy (UPDPWM).
b. Unipolar Alternate phase opposition disposition PWM strategy (UAPODPWM).
c. Unipolar Carrier overlapping PWM strategy (UCOPWM).
The formulae to find the Amplitude of modulation indices are as follows:
For UPDPWM, UAPODPWM:
2 /( 1) )a m cm A m A  (2)
For UCOPWM:
/ (2 * )a m cm A A (3)
The frequency ratio mf are as follows:
/f c mm f f (4)

 ISSN: 2088-8694
IJPEDS Vol. 6, No. 1, March 2015 : 70 – 76
72
3.1. Unipolar Phase Disposition PWM (UPDPWM)
The triangular carriers of same amplitude and frequency are disposed such that bands they occupy
are contiguous. The carrier arrangement for binary DC source multilevel inverter having Sinusoidal reference
and Trapezoidal are illustrated in Figure 2 & 3 respectively.
Figure 2. Carrier arrangement for UPDPWM strategy
with sinusoidal reference (ma=0.9 and mf=40)
Figure 3. Carrier arrangement for UPDPWM strategy
with Trapezoidal reference (ma=0.9 and mf=40)
3.2. Unipolar Alternative Phase Opposition Disposition PWM (UAPODPWM)
Carriers for binary DC source multilevel inverter having Sinusoidal reference and Trapezoidal are
illustrated in Figure 4 & 5 respectively. The triangular carriers of same amplitude are phase displaced from
each other by 180 degrees alternately.
Figure 4. Carrier arrangement for UAPODPWM
strategy with sinusoidal reference (ma=0.9 and
mf=40)
Figure 5. Carrier arrangement for UAPODPWM
strategy with Trapezoidal reference (ma=0.9 and
mf=40)
3.3. Unipolar Carrier Overlapping PWM (UCOPWM)
Carriers for binary DC source multilevel inverter having Sinusoidal reference and Trapezoidal are
illustrated in Figure 6 & 7 respectively. In carrier overlapping technique, carriers of same amplitude and
frequency are disposed such that the bands they occupy overlap each other; the overlapping vertical distance
between each carrier is Ac/2.
Figure 6. Carrier arrangement for UCOPWM
strategy with sinusoidal reference(ma=0.9 and
mf=40)
Figure 7. Carrier arrangement for UCOPWM
strategy with Trapezoidal reference (ma=0.9 and
mf=40)

73
4. SIMULATION RESULT
The single phase binary DC source seven level inverter is modeled in SIMULINK using power
system block set. Switching signals for binary multilevel inverter using UPWM strategies are simulated.
Simulations were performed for different values of ma ranging from 0.8 to 1 and the corresponding %THD
are measured using the FFT block and their values are shown in Table 1. Next table displays the VRMS of
fundamental of inverter output for same modulation indices. Table 3 and 4 display respectively the
corresponding Crest Factor (CF) and Distortion Factor (DF) of the output voltage. Figure 8(a) and (b)
respectively shows the seven level output voltage generated by UPDPWM strategy with Sinusoidal reference
and its FFT plot. Figure 9(a) and (b) respectively shows the seven level output voltage generated by
UPDPWM strategy with Trapezoidal reference and its FFT plot. Figure 10(a) and (b) respectively shows the
seven level output voltage generated by UAPODPWM strategy with Sinusoidal reference and its FFT plot.
Figure 11(a) and (b) respectively shows the seven level output voltage generated by UAPODPWM strategy
with Trapezoidal reference and its FFT plot. Figure 12(a) and (b) respectively shows the seven level output
voltage generated by UCOPWM strategy with Sinusoidal reference and its FFT plot. Figure 13(a) and (b)
respectively shows the seven level output voltage generated by UCOPWM strategy with Trapezoidal
reference and its FFT plot.
The following parameter values are used for simulation: VDC =50 V, R (load) = 100 ohms, fc=2000
Hz and fm=50Hz.
Figure 8(a). Output voltage generated by UPDPWM
strategy with Sinusoidal reference
Figure 8(b). FFT plot for output voltage of
UPDPWM strategy with Sinusoidal reference
Fig.ure 9(a). Output voltage generated by
UPDPWM strategy with Trapezoidal reference
UPDPWM strategy with Trapezoidal reference
Figure 10(a). Output voltage generated by
UAPODPWM strategy Sinusoidal reference
UAPODPWM strategy with Sinusoidal reference

 ISSN: 2088-8694
74
UAPODPWM strategy Trapezoidal reference
UAPODPWM strategy with Trapezoidal reference
UCOPWM strategy with Sinusoidal reference
UCOPWM strategy with Sinusoidal reference
UCOPWM strategy with Trapezoidal reference
UCOPWM strategy with Trapezoidal reference
It is observed from Table , that the harmonic content of output voltages is least with UPDPWM
strategy with trapezoidal reference provides relatively lower %THD for most of ma. From Table , it is found
that UCOPWM strategy with trapezoidal reference provide higher DC bus utilization. CF is relatively equal
for all the strategies (Table 3). % DF relatively low in UPDPWM strategy with sinusoidal reference. (Table
4).
For ma= 0.9, it is observed from the Figure 8(b), 9(b), 10(b), 11(b), 12(b), and 13(b) the harmonic
energy is dominant in: a) 27th
and 39th
order in UPDPWM with Sinusoidal reference and 5th
, 27th
, and 39th
of
Trapezoidal reference. b) 31st
, 33rd
, 37th
and 39th
in UAPODPWM with Sinusoidal reference and 5th
, 31st
,
33rd
, 37th
and 39th
of Trapezoidal reference. c) 3rd
, 5th
, 37th
and 39th
in UCOPWM with Sinusoidal reference
and 5th
, 37th
and 39th
of Trapezoidal reference.
Table 1. % THD for Different Modulation Indices
ma UPDPWM UAPODPWM UCOPWM
Sinusoid
al Ref.
Trapezoid
al Ref.
Sinusoid
al Ref.
Trapezoid
al Ref.
Sinusoid
al Ref.
Trapezoida
l Ref.
1 18.01 15.06 18.24 15.60 22.88 20.83
0.9 22.28 21.61 22.22 21.18 27.50 25.68
0.8 24.15 24.66 24.13 24.83 32.31 30.26
0.7 24.79 23.66 24.78 23.88 40.26 37.92

75
Table 2. VRMS for Different Modulation Indices
Sinusoidal
Ref.
Trapezoida
l Ref.
Sinusoidal
Ref.
Trapezoidal
Ref.
Sinusoidal
Ref.
Trapezoida
l Ref.
1 105.8 111.7 105.8 111.5 109 112.9
0.9 95.13 100.1 95.04 100.2 99.61 104
0.8 84.32 88.95 84.21 88.78 89.59 94.24
0.7 73.45 77.62 73.57 77.52 76.46 81.91
Table 3. Crest Factor For Different Modulation Indices
Sinusoidal
Ref.
Trapezoidal
Ref.
Sinusoidal
Ref.
Trapezoidal
Ref.
Sinusoidal
Ref.
Trapezoida
l Ref.
1 1.41493 1.41450 1.41398 1.41434 1.41376 1.41452
0.9 1.41385 1.41458 1.41414 1.41516 1.41451 1.41442
0.8 1.41366 1.41427 1.41432 1.41473 1.41422 1.41447
0.7 1.41456 1.41458 1.41361 1.41382 1.41381 1.41374
Table 4. % Distortion Factor for different modulation indices
Sinusoidal
Ref.
Trapezoid
al Ref.
Sinusoidal
Ref.
Trapezoidal
Ref.
Sinusoidal
Ref.
Trapezoidal
Ref.
1 0.019 0.178 0.041 0.172 0.190 0.302
0.9 0.019 0.146 0.047 0.169 0.396 0.413
0.8 0.031 0.170 0.028 0.160 0.699 0.674
0.7 0.029 0.168 0.023 0.158 0.850 0.843
5. CONCLUSION
This paper has proposed a binary DC source reduced switch 7-level inverter, and has observed that
UPDPWM strategy with trapezoidal reference provides output with relatively low distortion and UCOPWM
strategy with trapezoidal reference provides relatively higher fundamental RMS output voltage.
REFERENCES
[1] MGH Aghdam, SH Fathi, B Gharehpetian, Analysis of Multicarrier PWM Methods for Asymmetric Multilevel
Inverter, Proc. 3rd IEEE Conference on Ind.Electron.and Appl., ICIEA’08, 2008; 2057 -2062.
[2] Arif Al-Judi, Hussian Bierk, Ed Nowicki, A Modified Cascaded Multilevel Inverter with Reduced Switch Count
Employing Bypass Diode, IEEE conf., 2009; 742-747.
[3] Bahr Eldin, S Mohammed, KS RamaRao, A New Multicarrier Based PWM for Multilevel Converter, IEEE Applied
Power Electronics Colloquium (IAPEC), 2011; 63-69.
[4] R BensRaj, SP Natarajan, Multicarrier Trapezoidal PWM Strategies for a Single Phase Five Level Cascaded
Inverter, Jou. Of Eng. Science and Tech. (ISSN 400-411), 2010; 5(4).
[5] G Ceglia V Guzman, C Sanchez, F Ibanez, J Walter, MI Gimenez, A New Simplified Multilevel Inverter Topology
For DC-AC Conversion, IEEE Trans. Power Electronics, 2006; 21(5): 1311-1319.
[6] Ehsan Najafi, Abdul Halim, Mohammed Yatim, Design and Implementation of a New Multilevel Inverter Topology,
IEEE Trans. On Ind. Electrons, 2012; 59(11): 4148–4154.
[7] Juan Dixon, Javier Pereda, Carlos Castilla, Sebastian Bosch, Asymmetrical Multilevel Inverter for Traction Drives
Using Only One DC Supply, IEEE Trans. On Vehicular Technology, 2010; 59(8).
[8] G Murugesan, M Jayabar, M Sathuik, M Praveen, A New Multilevel Inverter Topology Using Less Number of
Switches, Inter. Jou. Of Eng. Science and Technology (IJEST), (ISSN: 0975-5462), 2011; 3(2).
[9] G Mondal, K Gopakumar, PN Tekwani, E Levi, A Reduced switch-Count Five-Level Inverter With Common-Mode
Voltage Eliminationfor An Open-End Winding Induction Motor Drive, IEEE Trans. Ind. Electron., 2007 54(4):
2344–2351.
[10] Rabiya Rasheed, A Reduced Switch Multilevel Topology for Drives Application, 10th National Conf. on Techno.
Trends (NCTT09), 2009; 6(7): 53-57.
[11] Rokan Ali Ahmed, S Mekhilef, Hew Wooi Ping, New Multilevel Inverter Topology with Reduced Number of
Switches, Proc. of the 14th Inter. Middle East Power Systems Conf. (MEPCON’10), 2011; 3(2): 565-570.
[12] B Sujanarko, Advanced Carrier Based Pulse Width Modulation in Asymmetric Cascaded Multilevel Inverter,
International Journal of Electrical & Computer Sciences (IJECS-IJENS), 2010; 10(6): 6–10.

 ISSN: 2088-8694
76
[13] M Murugesan, Seven Level Modified Cascaded Inverter for Induction Motor Drive Applications, Journal of
Information Engineering and Applications, 2011; 1(1): 36–46.
[14] T Thamizhselvan, RSeyezhai, A Novel PWM Hybrid Multilevel Inverter For Fuel Cell Application, Int. Jou. of
Computer Applications, 2011; 33(10).
[15] Nakul Thombre, Ratika singh Rawat, Priyanka Rana, S Umashankar, A Novel Topology of Multilevel Inverter with
Reduced Number of Switches and DC Sources, International Journal of Power Electronics and Drive System, 2014;
5(1): 56–62.
[16] M Gnana Prakash, M Balamurugan, S.Umashankar, A New Multilevel Inverter with Reduced Number of Switches,
International Journal of Power Electronics and Drive System (IJPEDS), 2014; 5(1): 63–70.
BIOGRAPHIES OF AUTHORS
V.Arun was born in 1986 in Salem. He has obtained B.Tech (Electrical and Electronics) and M.E
(Power Systems) degrees in 2007 and 2009 respectively from SRM University, Chennai, India and
Sona College of Technology, Salem, India. He has been working in the teaching field for about 5
years. His areas of interest include power electronics, digial electronics and power systems. He has
20 publications in international journals. He has presented 15 technical papers in various national /
international conferences. Currently, he is working as Assistant Professor in the Department of EEE,
Arunai Engineering College, Tiruvannamalai. He is a life member of Indian Society for Technical
Education. Contact number- +91-9500218228.
E-mail:varunpse@yahoo.com.
B.Shanthi was born in 1970 in Chidambaram. She has obtained B.E (Electronics and
Instrumentation) and M.Tech (Instrument Technology) from Annamalai University and Indian
Institute of Science, Bangalore in 1991 and 1998 respectively. She obtained her Ph.D in Power
Electronics from Annamalai University in 2009.She is presently a Professor in Central
Instrumentation Service Laboratory of Annamalai University where she has put in a total service of
21 years since 1992.Her research papers (11) have been presented in various / IEEE international
/national conferences. She has 4 publications in national journal and 50 in international journals. Her
areas of interest are: modeling, simulation and intelligent control for inverters. Contact number- +91-
9443185211.
Email: shancisl@gmail.com.

Analysis of Binary DC Source Reduced Switch 7-level Inverter

More Related Content

What's hot (20)

Similar to Analysis of Binary DC Source Reduced Switch 7-level Inverter (20)

More from IAES-IJPEDS (20)

Recently uploaded (20)

Analysis of Binary DC Source Reduced Switch 7-level Inverter