chapter7-input-output-COMPUTER organization.pdf

Computer Organization and Architecture Chapter 7 : Input-Output Organization
Reference: M. Mano & W. Stallings | 1
Chapter – 7
Input-Output organization
Peripheral devices
• In addition to the processor and a set of memory modules, the third key element of a
computer system is a set of input-output subsystem referred to as I/O, provides an
efficient mode of communication between the central system and the outside
environment.
• Programs and data must be entered into computer memory for processing and results
obtained from computations must be recorded or displayed for the user.
• Devices that are under the direct control of the computer are said to be connected on-
line. These devices are designed to read information into or out of the memory unit
upon command from CPU.
• Input or output devices attached to the computer are also called peripherals.
• Among the most common peripherals are keyboards, display units, and printers.
• Perhaps those provide auxiliary storage for the systems are magnetic disks and tapes.
• Peripherals are electromechanical and electromagnetic devices of some complexity.
• We can broadly classify peripheral devices into three categories:
o Human Readable: Communicating with the computer users, e.g. video
display terminal, printers etc.
o Machine Readable: Communicating with equipments, e.g. magnetic disk,
magnetic tape, sensor, actuators used in robotics etc.
o Communication: Communicating with remote devices means exchanging
data with that, e.g. modem, NIC (network interface Card) etc.
Fig: Block diagram of Peripheral device
• Control signals determine the function that the device will perform such as send
data to I/O module, accept data from I/O module.
• Status signals indicate the state of the device i.e. device is ready or not.
• Data bits are actual data transformation.

• Control logic associated with the device controls the device's operation in
response to direction from the I/O module.
• The transducer converts data from electrical to other forms of energy during
output and from other forms to electrical during input.
• Buffer is associated with the transducer to temporarily hold data being transferred
between the I/O module and external devices i.e. peripheral environment.
Input Device
• Keyboard
• Optical input devices
o Card Reader
o Paper Tape Reader
o Optical Character Recognition (OCR)
o Optical Bar code reader (OBR)
o Digitizer
o Optical Mark Reader
• Magnetic Input Devices
o Magnetic Stripe Reader
o Magnetic Ink Character Recognition (MICR)
• Screen Input Devices
o Touch Screen
o Light Pen
o Mouse
• Analog Input Devices
Output Device
• Card Puncher, Paper Tape Puncher
• Monitor (CRT, LCD, LED)
• Printer (Impact, Ink Jet, Laser, Dot Matrix)
• Plotter
• Analog
• Voice
I/O modules
• I/O modules interface to the system bus or central switch (CPU and Memory), interfaces
and controls to one or more peripheral devices. I/O operations are accomplished through
a wide assortment of external devices that provide a means of exchanging data between
external environment and computer by a link to an I/O module. The link is used to
exchange control status and data between I/O module and the external devices.

Fig: Model of I/O module
• Peripherals are not directly connected to the system bus instead an I/O module is used
which contains logic for performing a communication between the peripherals and the
system bus. The reasons due to which peripherals do not directly connected to the system
bus are:
o There are a wide variety of peripherals with various methods of operation. It
would be impractical to incorporate the necessary logic within the processor to
control a range of devices.
o The data transfer rate of peripherals is often much slower than that of the memory
or processor. Thus, it is impractical to use high speed system bus to communicate
directly with a peripheral and vice versa.
o Peripherals often use different data format and word length than the computer to
which they are connected.
• Thus an I/O module is required which performs two major functions.
• Interface to the processor and memory via the system bus
• Interface to one or more peripherals by tailored data links
I/O Module Functions
• The I/O module is a special hardware component interface between the CPU and
peripherals to supervise and synchronize all I/O transformation The detailed functions of
I/O modules are;
Control & Timing: I/O module includes control and timing to coordinate the flow of
traffic between internal resources and external devices. The control of the transfer of data
from external devices to processor consists following steps:
o The processor interrogates the I/O module to check status of the attached device.
o The I/O module returns the device status.
o If the device is operational and ready to transmit, the processor requests the
transfer of data by means of a command to I/O module.
o The I/O module obtains the unit of data from the external device.
o The data are transferred from the I/O module to the processor.
Processor Communication: I/O module communicates with the processor which
involves:

o Command decoding: I/O module accepts commands from the processor.
o Data: Data are exchanged between the processor and I/O module over the bus.
o Status reporting: Peripherals are too slow and it is important to know the status of
I/O module.
o Address recognition: I/O module must recognize one unique address for each
peripheral it controls.
Device Communication: It involves commands, status information and data.
Data Buffering: I/O module must be able to operate at both device and memory speeds.
If the I/O device operates at a rate higher than the memory access rate, then the I/O
module performs data buffering. If I/O devices rate slower than memory, it buffers data
so as not to tie up the memory in slower transfer operation.
Error Detection: I/O module is responsible for error detection such as mechanical and
electrical malfunction reported by device e.g. paper jam, bad ink track & unintentional
changes to the bit pattern and transmission error.
I/O Module Structure
Fig: Block diagram of I/O Module
• The I/O bus from the processor is attached to all peripheral interfaces
• To communicate with the particular devices, the processor places a device address on the
address bus.
• Each interface contains an address decoder that monitors the address line. When the
interface detects the particular device address, it activates the path between the data line
and devices that it controls.
• At the same time that the address is made available in the address line, the processor
provides a function code in the control way includes control command, output data and
input data.
I/O Module Decisions
• Hide or reveal device properties to CPU
• Support multiple or single device

Computer Organization and Architecture
• Control device functions or leave for
• Also O/S decisions
o e.g. Unix treats
Input-Output interface
• Input-Output interface provides a method for transferring information between internal
storage (such as memory and CPU registers) and external I/O
• Peripherals connected to a computer need special
them with the central processing
• The communication link resolves the following
peripheral devices.
o Devices and signals
Peripherals - Electromechanical Devices
CPU or Memory
o Data Transfer Rate
Peripherals - Usually
CPU or Memory
Some kinds of Synchronization mechanism may be needed
o Unit of Information
Peripherals - Byte
CPU or Memory
o Operating Modes
Peripherals - Autonomous, Asynchronous
CPU or Memory
• To resolve these differences, computer systems include special hardware components
(Interfaces) between the CPU and peripherals to supervise and synchronize all input and
output interfaces.
I/O Bus and Interface Modules
• The I/O bus consists of data lines, address lines and control
Fig: Connection of I/O bus to input
• Interface performs the
o Decodes the device address (device
o Decodes the commands (operation)
o Provides signals for the peripheral
Reference: M. Mano & W. Stallings
Computer Organization and Architecture Chapter 7 : Input
Control device functions or leave for CPU
e.g. Unix treats everything it can as a file
interface
Output interface provides a method for transferring information between internal
storage (such as memory and CPU registers) and external I/O devices.
Peripherals connected to a computer need special communication links for interfacing
them with the central processing unit.
The communication link resolves the following differences between the computer and
signals
Electromechanical Devices
CPU or Memory - Electronic Device
Data Transfer Rate
Usually slower
CPU or Memory - Usually faster than peripherals
Some kinds of Synchronization mechanism may be needed
Information
Byte
CPU or Memory - Word
Modes
Autonomous, Asynchronous
CPU or Memory – Synchronous
To resolve these differences, computer systems include special hardware components
Interface Modules
The I/O bus consists of data lines, address lines and control lines.
Fig: Connection of I/O bus to input-output devices
following:
Decodes the device address (device code)
Decodes the commands (operation)
Provides signals for the peripheral controller
Chapter 7 : Input-Output Organization
Output interface provides a method for transferring information between internal
devices.
communication links for interfacing
between the computer and
To resolve these differences, computer systems include special hardware components

o Synchronizes the data flow and supervises the transfer rate between peripheral
and CPU or Memory
• I/O commands that the interface may receive:
o Control command: issued to activate the peripheral and to inform it what to do.
o Status command: used to test various status conditions in the interface and the
peripheral.
o Output data: causes the interface to respond by transferring data from the bus into
one of its registers.
o Input data: is the opposite of the data output.
I/O versus Memory Bus
• Computer buses can be used to communicate with memory and I/O in three ways:
o Use two separate buses, one for memory and other for I/O. In this method, all
data, address and control lines would be separate for memory and I/O.
o Use one common bus for both memory and I/O but have separate control lines.
There is a separate read and write lines; I/O read and I/O write for I/O and
memory read and memory write for memory.
o Use a common bus for memory and I/O with common control line. This I/O
configuration is called memory mapped.
Isolated I/O versus Memory Mapped I/O
• Isolated I/O
o Separate I/O read/write control lines in addition to memory read/write control lines
o Separate (isolated) memory and I/O address spaces
o Distinct input and output instructions
• Memory-mapped I/O
o A single set of read/write control lines (no distinction between memory and I/O
transfer)
o Memory and I/O addresses share the common address space which reduces memory
address range available
o No specific input or output instruction so the same memory reference instructions can
be used for I/O transfers
o Considerable flexibility in handling I/O operations
Example of I/O Interface

• Information in each port can be assigned a meaning depending on the mode of operation
of the I/O device
o Port A = Data; Port B = Command;
• CPU initializes (loads) each port
o Allows CPU can define the mode of operation of each
o Programmable Port
change the interfac
Modes of transfer
• Data Transfer between the central computer and I/O devices may be handled in a variety of
modes.
• Some modes use CPU as an intermediate path, others transfer the data directly to and from
the memory unit.
• Data transfer to and from peripherals may be handled in one of three possible
o Programmed I/O
o Interrupt Driven I/O
o Direct Memory Access
Information in each port can be assigned a meaning depending on the mode of operation
Port A = Data; Port B = Command; Port C = Status
CPU initializes (loads) each port by transferring a byte to the Control
Allows CPU can define the mode of operation of each port
Programmable Port: By changing the bits in the control register, it is possible to
change the interface characteristics
Data Transfer between the central computer and I/O devices may be handled in a variety of
Some modes use CPU as an intermediate path, others transfer the data directly to and from
to and from peripherals may be handled in one of three possible
Interrupt Driven I/O
Direct Memory Access (DMA)
Information in each port can be assigned a meaning depending on the mode of operation
transferring a byte to the Control Register
: By changing the bits in the control register, it is possible to
Data Transfer between the central computer and I/O devices may be handled in a variety of
Some modes use CPU as an intermediate path, others transfer the data directly to and from
to and from peripherals may be handled in one of three possible modes.

Programmed
• Programmed I/O operations are the result of I/O instructions written in the
computer program.
• In programmed I/O, each data transfer in initiated by the instructions in the CPU
and hence the CPU is in the continuous monitoring of the
• Input instruction is used to transfer data from I/O device to CPU, store instruction
is used to transfer data from CPU to memory and output instruction is used to
transfer data from CPU to I/O device.
• This technique is generally used in very slow speed computer and is not a
efficient method if the speed of the CPU and I/O is
Fig: Data transfer from I/O device to CPU
Programmed I/O
Programmed I/O operations are the result of I/O instructions written in the
program.
In programmed I/O, each data transfer in initiated by the instructions in the CPU
and hence the CPU is in the continuous monitoring of the interface.
Input instruction is used to transfer data from I/O device to CPU, store instruction
ransfer data from CPU to memory and output instruction is used to
transfer data from CPU to I/O device.
This technique is generally used in very slow speed computer and is not a
efficient method if the speed of the CPU and I/O is different.
ansfer from I/O device to CPU
Programmed I/O operations are the result of I/O instructions written in the
In programmed I/O, each data transfer in initiated by the instructions in the CPU
interface.
Input instruction is used to transfer data from I/O device to CPU, store instruction
ransfer data from CPU to memory and output instruction is used to
This technique is generally used in very slow speed computer and is not a
different.

• I/O device places the data on the I/O bus and enables its data valid
• The interface accepts the data in the data register and sets the F bit of status
register and also enables the data accepted signal.
• Data valid line is disables by I/O
• CPU is in a continuous monitoring of the interface in which it checks the F bit of
the status register.
o If it is set i.e. 1, then the CPU reads the data from data register and sets F
bit to zero
o If it is reset i.e
• Interface disables the data accepted signal and the system goes to initial state
where next item of data is placed on the data
Fig: Flowchart for CPU program to input data
Characteristics:
• Continuous CPU involvement
• CPU slowed down to I/O speed
• Simple
• Least hardware
Polling, or polled operation, in
external device by a client program as a synchronous activity. Polling is most of
of input/output (I/O), and is also referred to as
I/O device places the data on the I/O bus and enables its data valid
The interface accepts the data in the data register and sets the F bit of status
register and also enables the data accepted signal.
Data valid line is disables by I/O device.
CPU is in a continuous monitoring of the interface in which it checks the F bit of
register.
If it is set i.e. 1, then the CPU reads the data from data register and sets F
bit to zero
If it is reset i.e. 0, then the CPU remains monitoring the
Interface disables the data accepted signal and the system goes to initial state
where next item of data is placed on the data bus.
Fig: Flowchart for CPU program to input data
involvement
CPU slowed down to I/O speed
Polling, or polled operation, in computer science, refers to actively sampling the status of an
external device by a client program as a synchronous activity. Polling is most of
of input/output (I/O), and is also referred to as polled I/O or software driven I/O.
I/O device places the data on the I/O bus and enables its data valid signal
The interface accepts the data in the data register and sets the F bit of status
CPU is in a continuous monitoring of the interface in which it checks the F bit of
If it is set i.e. 1, then the CPU reads the data from data register and sets F
. 0, then the CPU remains monitoring the interface.
Interface disables the data accepted signal and the system goes to initial state
computer science, refers to actively sampling the status of an
external device by a client program as a synchronous activity. Polling is most often used in terms
polled I/O or software driven I/O.

Interrupt-driven I/O
• Polling takes valuable CPU time
• Open communication only when some data has to be passed -> Interrupt.
• I/O interface, instead of the CPU, monitors the I/O device
• When the interface determines that the I/O device is ready for data transfer, it
generates an Interrupt Request to the CPU
• Upon detecting an interrupt, CPU stops momentarily the task it is doing, branches
to the service routine to process the data transfer, and then returns to the task it
was performing
The problem with programmed I/O is that the processor has to wait a long time for
the I/O module of concern to be ready for either reception or transmission of data.
The processor, while waiting, must repeatedly interrogate the status of the I/O
module. As a result, the level of the performance of the entire system is severely
degraded. An alternative is for the processor to issue an I/O command to a module
and then go on to do some other useful work. The I/O module will then interrupt the
processor to request service when it is ready to exchange data with processor. The
processor then executes the data transfer, and then resumes its former processing. The
interrupt can be initiated either by software or by hardware.
Interrupt Driven I/O basic operation
• CPU issues read command
• I/O module gets data from peripheral whilst CPU does other work
• I/O module interrupts CPU
• CPU requests data
• I/O module transfers data
Interrupt Processing from CPU viewpoint
• Issue read command
• Do other work
• Check for interrupt at end of each instruction cycle
• If interrupted:-
o Save context (registers)
o Process interrupt
o Fetch data & store

Fig: Simple Interrupt Processing
Priority Interrupt
• Determines which interrupt is to be served first when two or more requests are
made simultaneously
• Also determines which interrupts are permitted to interrupt the computer while
another is being serviced
• Higher priority interrupts can make requests while servicing a lower priority
interrupt
Priority Interrupt by Software (Polling)
• Priority is established by the order of polling the devices (interrupt sources), that
is identify the highest-priority source by software means
• One common branch address is used for all interrupts
• Program polls the interrupt sources in sequence
• The highest-priority source is tested first
• Flexible since it is established by software
• Low cost since it needs a very little hardware
• Very slow

Priority Interrupt by Hardware
• Require a priority interrupt manager which accepts all th
determine the highest priority
• Fast since identification of the highest priority interrupt request is identified by
the hardware
• Fast since each interrupt source has its own interrupt vector to access directly to
its own service
1. Daisy Chain Priority (Serial)
Fig: Daisy Chain priority Interrupt
• Interrupt Request from any
• CPU responds by
• Any device receives signal(INTACK) at PI puts the VAD on the
• Among interrupt requesting devices the only device
closest to CPU gets INTACK and it blocks INTACK to propagate to the
next device
Fig: One stage of Daisy chain priority arrangement
2. Parallel Priority
Priority Interrupt by Hardware
Require a priority interrupt manager which accepts all the interrupt requests to
determine the highest priority request
Fast since identification of the highest priority interrupt request is identified by
Fast since each interrupt source has its own interrupt vector to access directly to
rvice routine
Daisy Chain Priority (Serial)
Fig: Daisy Chain priority Interrupt
Interrupt Request from any device
CPU responds by INTACK
Any device receives signal(INTACK) at PI puts the VAD on the
Among interrupt requesting devices the only device
next device
Fig: One stage of Daisy chain priority arrangement
Parallel Priority
e interrupt requests to
Fast since identification of the highest priority interrupt request is identified by
Fast since each interrupt source has its own interrupt vector to access directly to
Any device receives signal(INTACK) at PI puts the VAD on the bus
Among interrupt requesting devices the only device which is physically

Fig: Parallel priority interrupts hardware
• IEN: Set or Clear
• IST: Represents an unmasked interrupt has occurred. INTACK enables
tristate Bus Buffer to load VAD generated by the Priority
• Interrupt
o
o
• Mask Register:
o
o
Priority Encoder
• Determines the highest priority interrupt
Fig: Priority Encoder Truth Table
Interrupt Cycle
At the end of each Instruction cycle
Fig: Parallel priority interrupts hardware
IEN: Set or Clear by instructions ION or IOF
IST: Represents an unmasked interrupt has occurred. INTACK enables
tristate Bus Buffer to load VAD generated by the Priority
Interrupt Register:
Each bit is associated with an Interrupt Request from different
Interrupt Source - different priority level
Each bit can be cleared by a program instruction
Register:
Mask Register is associated with Interrupt Register
Each bit can be set or cleared by an Instruction
Determines the highest priority interrupt when more than one interrupts take
Fig: Priority Encoder Truth Table
At the end of each Instruction cycle
IST: Represents an unmasked interrupt has occurred. INTACK enables
tristate Bus Buffer to load VAD generated by the Priority Logic
Each bit is associated with an Interrupt Request from different
instruction
Mask Register is associated with Interrupt Register
Instruction
when more than one interrupts take place

• CPU checks IEN and
• If IEN and IST = 1, CPU
o SP ← SP
o M[SP] ←
o INTACK
o PC ← VAD; Transfer vector address to
o IEN ←
o Go To Fetch to execute the first instruction in the interrupt service
Direct Memory access
• Large blocks of data transferred at a high speed to or from high speed devices,
magnetic drums, disks, tapes,
• DMA controller Interface that provides I/O transfer of data directly to and from
the memory and the I/O
• CPU initializes the DMA controller
of words to be
• Actual transfer of data is done directly between the device and memory through
DMA controller
The transfer of data between the peripheral and memory witho
and letting the peripheral device manage the memory bus directly is termed as Direct
Memory Access (DMA).
Fig: CPU bus signal for DMA transfer
The two control signals Bus Request and Bus Grant are used to fascinate the DMA
transfer. The bus request input is used by the DMA controller to request the CPU for the
control of the buses. When BR signal is high, the CPU terminates the execution of the
current instructions and then places the address, data, read and write lines to the
impedance state and sends the bus grant signal. The DMA controller now takes the
control of the buses and transfers the data directly between memory and I/O without
processor interaction. When the transfer is completed, the bus request signal is made
by DMA. In response to which CPU disables the bus grant and again CPU takes the
control of address, data, read and write
The transfer of data between the memory and I/O of course facilitates in two ways which
are DMA Burst and Cycle Stealing.
DMA Burst: The block of data consisting a number of memory words is transferred at a
time.
CPU checks IEN and IST
If IEN and IST = 1, CPU -> Interrupt Cycle
SP – 1; Decrement stack pointer
← PC; Push PC intostack
INTACK ← 1; Enable interrupt acknowledge
VAD; Transfer vector address to PC
0; Disable further interrupts
Go To Fetch to execute the first instruction in the interrupt service
Direct Memory access
blocks of data transferred at a high speed to or from high speed devices,
magnetic drums, disks, tapes, etc.
DMA controller Interface that provides I/O transfer of data directly to and from
the memory and the I/O device
CPU initializes the DMA controller by sending a memory address and the number
transferred
Actual transfer of data is done directly between the device and memory through
DMA controller -> Freeing CPU for other tasks
The transfer of data between the peripheral and memory without the interaction of CPU
Memory Access (DMA).
Fig: CPU bus signal for DMA transfer
nsfer. The bus request input is used by the DMA controller to request the CPU for the
current instructions and then places the address, data, read and write lines to the
processor interaction. When the transfer is completed, the bus request signal is made
control of address, data, read and write lines.
are DMA Burst and Cycle Stealing.
: The block of data consisting a number of memory words is transferred at a
Go To Fetch to execute the first instruction in the interrupt service routine
blocks of data transferred at a high speed to or from high speed devices,
DMA controller Interface that provides I/O transfer of data directly to and from
by sending a memory address and the number
Actual transfer of data is done directly between the device and memory through
ut the interaction of CPU
nsfer. The bus request input is used by the DMA controller to request the CPU for the
current instructions and then places the address, data, read and write lines to the high
processor interaction. When the transfer is completed, the bus request signal is made low
: The block of data consisting a number of memory words is transferred at a

Cycle Stealing: DMA transfers one data word at a time after which
of the buses to the CPU.
• CPU is usually much faster than I/O (DMA), thus CPU uses the most of the
memory cycles
• DMA Controller steals the memory cycles from
• For those stolen cycles, CPU remains idle
• For those slow CPU, DMA Contr
which may cause CPU remain idle long
DMA Controller
The DMA controller communicates with the CPU through the data bus and control lines.
DMA select signal is used for selecting the controller, the register select is for selecting
the register. When the bus grant signal is zero, the CPU communicates through
bus to read or write into the DMA register. When bus grant is one, the DMA controller
takes the control of buses and transfers the data between the memory and I/O.
Fig: Block diagram of DMA controller
The address register specifies the desired
after each word is transferred to the memory. The word count register holds the number
of words to be transferred which is decremented after each transfer until it is zero. When
it is zero, it indicates the end o
made low and CPU returns to its normal operation. The control register specifies the
mode of transfer which is Read or
DMA Transfer
• DMA request signal is given from I/O device to DMA
: DMA transfers one data word at a time after which
of the buses to the CPU.
CPU is usually much faster than I/O (DMA), thus CPU uses the most of the
cycles
DMA Controller steals the memory cycles from CPU
For those stolen cycles, CPU remains idle
For those slow CPU, DMA Controller may steal most of the memory cycles
which may cause CPU remain idle long time
the register. When the bus grant signal is zero, the CPU communicates through
Fig: Block diagram of DMA controller
The address register specifies the desired location of the memory which is incremented
it is zero, it indicates the end of transfer. After which the bus grant signal from CPU is
mode of transfer which is Read or Write.
DMA request signal is given from I/O device to DMA controller.
: DMA transfers one data word at a time after which it must return control
CPU is usually much faster than I/O (DMA), thus CPU uses the most of the
oller may steal most of the memory cycles
the register. When the bus grant signal is zero, the CPU communicates through the data
location of the memory which is incremented
f transfer. After which the bus grant signal from CPU is

• DMA sends the bus request signal to CPU in response to which CPU disables its current
instructions and initialize the DMA by sending the following
o The starting address of the memory block where the data are
and where data to be stored (for
o The word count which is the number of words in the memory
o Control to specify the mode of
o Sends a bust grant as 1 so that DMA controller can take the control of the
o DMA sends the DMA acknowledge signal in response to which peripheral device
puts the words in the data bus (for write) or receives a word from the data bus (for
read).
Fig: DMA transfer in a computer system
DMA Operation
• CPU tells DMA controller:
o Read/Write
o Device address
o Starting address of memory block for
o Amount of data to be
• CPU carries on with other
• DMA controller deals with
• DMA controller sends interrupt when
I/O Processors
• Processor with direct memory access
• Channel accesses memory by cycle
DMA sends the bus request signal to CPU in response to which CPU disables its current
instructions and initialize the DMA by sending the following information.
The starting address of the memory block where the data are
and where data to be stored (for write)
The word count which is the number of words in the memory
Control to specify the mode of transfer
Sends a bust grant as 1 so that DMA controller can take the control of the
the DMA acknowledge signal in response to which peripheral device
Fig: DMA transfer in a computer system
controller:-
address
Starting address of memory block for data
Amount of data to be transferred
CPU carries on with other work
DMA controller deals with transfer
DMA controller sends interrupt when finished
Processor with direct memory access capability that communicates with I/O
Channel accesses memory by cycle stealing
DMA sends the bus request signal to CPU in response to which CPU disables its current
information.
The starting address of the memory block where the data are available (for read)
The word count which is the number of words in the memory block
Sends a bust grant as 1 so that DMA controller can take the control of the buses
the DMA acknowledge signal in response to which peripheral device
capability that communicates with I/O devices

• Channel can execute a Channel
• Stored in the main
• Consists of Channel Command
• Each CCW specifies the parameters needed by the
and perform data transfer operations
• CPU initiates the channel by executing a channel I/O class instruction and once
initiated, channel operates independently of the
A computer may incorporate one or more external pr
communicating directly with the I/O devices so that no each interface need to communicate with
the CPU. An I/O processor (IOP) is a processor with direct memory access capability that
communicates with I/O devices. IOP
transfer. The IOP can perform other processing tasks such as arithmetic logic, branching and
code translation.
Fig: Block diagram of a computer with I/O Processor
The memory unit occupies a centra
means of direct memory access. The CPU is responsible for processing data needed in the
solution of computational tasks. The IOP provides a path for transferring data between various
peripheral devices and memory
In most computer systems, the CPU is the master while the IOP is a slave processor. The CPU
initiates the IOP and after which the IOP operates independent of CPU and transfer data between
the peripheral and memory. For example, the IOP receives 5 bytes from an input device at the
device rate and bit capacity. After which the IOP packs them into one block of 40 bits and
transfer them to memory. Similarly the O/P word transfer from memory to
the IOP to the O/P device at the device rate and bit capacity.
CPU – IOP Communication
The memory unit acts as a message center where each processor leaves information for the other.
The operation of typical IOP is appreciated with
communication.
Channel can execute a Channel Program
memory
Consists of Channel Command Word(CCW)
Each CCW specifies the parameters needed by the channel to control the I/O devices
and perform data transfer operations
CPU initiates the channel by executing a channel I/O class instruction and once
initiated, channel operates independently of the CPU
A computer may incorporate one or more external processors and assign them the task of
communicates with I/O devices. IOP instructions are specifically designed to facilitate I/O
Fig: Block diagram of a computer with I/O Processor
The memory unit occupies a central position and can communicate with each processor by
and memory unit.
transfer them to memory. Similarly the O/P word transfer from memory to
the IOP to the O/P device at the device rate and bit capacity.
IOP Communication
The operation of typical IOP is appreciated with the example by which the CPU and IOP
channel to control the I/O devices
CPU initiates the channel by executing a channel I/O class instruction and once
ocessors and assign them the task of
instructions are specifically designed to facilitate I/O
l position and can communicate with each processor by
transfer them to memory. Similarly the O/P word transfer from memory to IOP is directed from
the example by which the CPU and IOP

Fig: CPU – IOP communication
• The CPU sends an instruction to test the IOP
• The IOP responds by inserting a status word in memory for the CPU to
• The bits of the status word in
overload condition, device busy with another transfer or device ready for I/O
• The CPU refers to the status word in in memory to decide what to do
• If all right up to this, the CPU s
• The CPU now continues with another program while IOP is busy with I/O
• When IOP terminates the execution, it sends an interrupt request to CPU.
• CPU responds by issuing an instruction to read the status fr
• IOP responds by placing the contents to its status report into specified memory
• Status word indicates whether the transfer has been completed or with
Data Communication
• Distributes and collects data from many remote
telephone and other communication
• Transmission:
o Synchronous
o Asynchronous
• Transmission Error:
o Parity
o Checksum
o Cyclic Redundancy
IOP communication
The CPU sends an instruction to test the IOP path.
inserting a status word in memory for the CPU to
The bits of the status word indicate the condition of the IOP and I/O device, such as IOP
overload condition, device busy with another transfer or device ready for I/O
The CPU refers to the status word in in memory to decide what to do
If all right up to this, the CPU sends the instruction to start I/O transfer.
The CPU now continues with another program while IOP is busy with I/O
When IOP terminates the execution, it sends an interrupt request to CPU.
CPU responds by issuing an instruction to read the status from the IOP.
IOP responds by placing the contents to its status report into specified memory
Status word indicates whether the transfer has been completed or with
Data Communication Processor
Distributes and collects data from many remote terminals connected through
telephone and other communication lines.
Synchronous
Asynchronous
Error:
Cyclic Redundancy Check
inserting a status word in memory for the CPU to check.
dicate the condition of the IOP and I/O device, such as IOP
overload condition, device busy with another transfer or device ready for I/O transfer.
The CPU refers to the status word in in memory to decide what to do next.
ends the instruction to start I/O transfer.
The CPU now continues with another program while IOP is busy with I/O program.
When IOP terminates the execution, it sends an interrupt request to CPU.
IOP.
IOP responds by placing the contents to its status report into specified memory location.
Status word indicates whether the transfer has been completed or with error.
terminals connected through

o Longitudinal Redundancy Check
• Transmission Modes:
o Simples
o Half Duplex
o Full Duplex
• Data Link & Protocol
A data communication (command) processor is an I/O processor that distributes and collects data
from remote terminals connected through telephone and other communication lines. In processor
communication, processor communicates with the I/O device through a common bus i.e. data
and control with sharing by each peripherals. In data communication, processor communicates
with each terminal through a single pair of wires.
The way that remote terminals are connected to a data communication processor is via telephone
lines or other public or private communication facilities. The data communication may be either
through synchronous transmission or through asynchronous transmission. One of the functions of
data communication processor is check for transmission errors. An error can be detected by
checking the parity in each character received. The other ways are checksum, longitudinal
redundancy check (LRC) and cyclic redundancy check (CRC).
Data can be transmitted between two points through three different modes. First is simplex
where data can be transmitted in only one direction such as TV broadcasting. Second is half
duplex where data can be transmitted in both directions at a time such as walkie-talkie. The third
is full duplex where data can be transmitted in both directions simultaneously such as telephone.
The communication lines, modems and other equipment used in the transmission of information
between two or more stations is called data link. The orderly transfer of information in a data
link is accomplished by means of a protocol.

chapter7-input-output-COMPUTER organization.pdf

More Related Content

Similar to chapter7-input-output-COMPUTER organization.pdf (20)

Recently uploaded (20)

chapter7-input-output-COMPUTER organization.pdf