Design and analysis of inexact floating point adders
Download as DOCX, PDF1 like115 views
This document presents an inexact floating-point adder design aimed at reducing power consumption in nanoscale integrated circuits for error-tolerant applications. The proposed adder achieves significant improvements in power and power-delay product, with reductions of 29.98% and 39.60%, respectively, when tested on high dynamic range images. An upper bound error analysis is included to guide the design, indicating its dependence on the application data range.
1 of 1
Download to read offline
More Related Content
What's hot (19)
PDF
Three phase transformerless shunt active power filter with reduced switch cou...Asoka TechnologiesPDF
Adaptive Hysteresis Band Current Control for Transformer-less Single-Phase PV...Asoka TechnologiesPDF
Modified cascaded h bridge multilevel inverter for hybrid renewable energy ap...Asoka TechnologiesDOCX
Modeling and controller design of a semiisolated multiinput converter for a h...I3E TechnologiesDOCX
Modeling and controller design of a semiisolated multiinput converter for a h...I3E TechnologiesPDF
A low voltage ride-through strategy using mixed potential function for three-...Asoka TechnologiesPDF
Novel Zero-Current Switching Current-Fed Half-Bridge Isolated Dc/Dc Converter...Asoka TechnologiesPDF
Sensorless bldc motor commutation point detection and phase deviation correct...Asoka TechnologiesPDF
Power Quality Improvement in Solar Fed Cascaded Multilevel Inverter with Outp...Asoka TechnologiesSimilar to Design and analysis of inexact floating point adders (20)
PDF
Approximate single precision floating point adder for low power applicationsInternational Journal of Reconfigurable and Embedded SystemsApproximate single precision floating point adder for low power applicationsInternational Journal of Reconfigurable and Embedded Systems
Ad
More from I3E Technologies (20)
PPTX
An efficient constant multiplier architecture based on vertical horizontal bi...I3E TechnologiesPPTX
A high performance fir filter architecture for fixed and reconfigurable appli...I3E TechnologiesPPTX
A generalized algorithm and reconfigurable architecture for efficient and sca...I3E TechnologiesPPTX
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...I3E TechnologiesPPTX
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...I3E TechnologiesPPTX
Ripple minimization through harmonic elimination in asymmetric interleaved mu...I3E TechnologiesPPTX
Resonance analysis and soft switching design of isolated boost converter with...I3E TechnologiesPPTX
Power factor corrected zeta converter based improved power quality switched m...I3E TechnologiesPPTX
Optimized operation of current fed dual active bridge dc dc converter for pv ...I3E TechnologiesAd
Recently uploaded (20)
PDF
Ethics and Trustworthy AI in Healthcare – Governing Sensitive Data, Profiling...AlqualsaDIResearchGrEthics and Trustworthy AI in Healthcare – Governing Sensitive Data, Profiling...AlqualsaDIResearchGr
Design and analysis of inexact floating point adders
- 1. DESIGN AND ANALYSIS OF INEXACT FLOATING-POINT ADDERS ABSTRACT: Power has become a key constraint in nanoscale inte-grated circuit design due to the increasing demands for mobile computing and higher integration density. As an emerging compu-tational paradigm, an inexact circuit offers a promising approach to significantly reduce both dynamic and static power dissipation for error-tolerant applications. In this paper, an inexact floating-point adder is proposed by approximately designing an exponent sub-tractor and mantissa adder. Related operations such as normaliza-tion and rounding are also dealt with in terms of inexact computing. An upper bound error analysis for the average case is presented to guide the inexact design; it shows that the inexact floating-point adder design is dependent on the application data range. High dynamic range images are then processed using the proposed inexact floating-point adders to show the validity of the inexact design; comparison results show that the proposed inexact floating-point adders can improve the power consumption and power- delay product by 29.98% and 39.60%, respectively.