SlideShare a Scribd company logo
ISSN: 2349-7815 
International Journal of Recent Research in Electrical and Electronics Engineering (IJRREEE) 
Vol. 1, Issue 2, pp: (21-27), Month: July 2014 - September 2014, Available at: www.paperpublications.org 
Page | 21 
Paper Publications 
Design and Implementation of Area Efficiency AES Algoritham with FPGA and ASIC 
1Y. Navya Rao, 2D.Ranjith 
1 Y. NavyaRao, Research Scholar, ECE Department, Vaagdevi College of Engineering,Telanga, India 
2 D. Ranjith, Asst Professor, ECE Department, Vaagdevi College of Engineering,Telanga, India 
Abstract: A public domain encryption standard is subject to continuous, vigilant, expert cryptanalysis. AES is a symmetric encryption algorithm processing data in block of 128 bits. Under the influence of a key, a 128-bit block is encrypted by transforming it in a unique way into a new block of the same size. To implement AES Rijndael algorithm on FPGA using Verilog and synthesis using Xilinx, Plain text of 128 bit data is considered for encryption using Rijndael algorithm utilizing key. This encryption method is versatile used for military applications. The same key is used for decryption to recover the original 128 bit plain text. For high speed applications, the Non LUT based implementation of AES S-box and inverse S-box is preferred. Development of physical design of AES-128 bit is done using cadence SoC encounter. Performance evaluation of the physical design with respect to area, power, and time has been done. The core consumes 10.11 mW of power for the core area of 330100.742 μm2. 
Keywords: Encryption, Decryption Rijndael algorithm, FPGA implementation, Physical Design. 
I. INTRODUCTION 
The Rijndael proposal for AES defined a cipher in which the block length and the key length can be independently specified to be 128, 192, or 256 bits. 
The AES specification uses the same three key size alternatives but limits the block length to 128 bits. A number of AES parameters depend on the key length as shown in Table 1 
Table 1 AES parameters 
Key Size 
4/16/128 
6/24/192 
8/32/256 
(Words/Bytes/Bits) 
Plaintext Block Size 
4/16/128 
4/16/128 
4/16/128 
(Words/Bytes/Bits) 
Number Of Rounds 
10 
12 
14 
Round Key Size 
4/16/128 
4/16/128 
4/16/128 
(Words/Bytes/Bits) 
Expanded Key Size 
44/176 
52/208 
60/240 
(Words/Bytes) 
II. RELATEDWORK 
An overview of crypt analysis research for the advanced encryption standard is explained by Alan Kaminsky, et al. Linear Cryptanalysis exploits approximate linear relationships that exist betweeninputs and outputs of a function block . Case of a block Cipher, linear combinations of plaintext patterns and linear Cipher text are compared to linear combinations of key bits. Differential cryptanalysis exploits relationships that exist between differences in the input and output of a function block .The advantages of a software implementation include ease use, ease of upgrade, portability, and flexibility. However, a software implementation offers only limited physical security,
ISSN: 2349-7815 
International Journal of Recent Research in Electrical and Electronics Engineering (IJRREEE) 
Vol. 1, Issue 2, pp: (21-27), Month: July 2014 - September 2014, Available at: www.paperpublications.org 
Page | 22 
Paper Publications 
especially with respect to key storage. Conversely, cryptographic algorithms (and their associated keys) that are implemented in hardware are, by nature, more physically secure, as they cannot easily be read or modified an outside attacker. AES that was implemented in HDL, led to the use of a bottom-up design and test methodology Arithmetic operations, architectural requirements, scalability and cost are widely considered in. Shuenn-Shyang Wangetal proposes an efficient FPGA implementation of AES. 
The hardware-based implementation of AES Rijndael algorithm is required because it can be more secure and consumes less power than software implementation. F.X.Standaert et al. proposes a methodology to efficiently implement block cipher within commercially available FPGA and it is applied to design AES Rijndael which is shown to improve previously reported results in terms of hardware cost, throughput or efficiency. W.Mc Loone et al. presented a FPGA encryptor design that utilizes look-up table to implement the entire AES Rijndael round function. This is a more efficient FPGA implementation of AES Rijndael algorithm. Every component of AES algorithm is optimally designed to reduce the critical path and chip area. 
Zhang and Parhi [12] have suggested new implementation of multiplicative inverse in GF (24) for realizing S-box and inverse S-box using arithmetic in GF((24)2) which is further decomposed into GF(((22)2)2). Zhang and Parhi have also described efficient MixColumns and Inverse MixColumns implementation and evaluated the complete architecture for realizing fully unrolled AES implementation on FPGAs using „on the fly‟ pipelined key schedule. Liu and Parhi proposed pre-computation techniques using which some computation in the critical path is eliminated to further reduce the critical path of the composite field arithmetic based S-box. 
Choosing the suitable value for the subfield reducing polynomial was investigated extensively by O‟driscoll. through a method which computes all possible Cyclotomic Cosets over 2 of degree 4 in GF(28) he concluded that there were only three choices for a reducing polynomial in the subfield GF(24) Most implementations conventionally make use of the memory intensive look up table approach for Substitute Byte/Inverse Substitute Byte block implementations resulting in an unbreakable delay . 
III. PROBLEM DEFINATION 
As Implementation of AES- IP Core for 128 bit by employing a memory less combinational design the generation of S-box and Inverse S-box. As an alternative to achieve higher speeds by eliminating memory access delay while reducing overall area occupied and power consumed by the AES core. 
IV. DESIGN METHODOLOGY OF AES ALGORITHM 
The two basic hardware design methodologies currently available are Language-Based (High-Level) design and Schematic Based (Low-Level) design. Language-Based design relies upon synthesis tools to implement the desired hardware. While synthesis tools continue to improve, they rarely achieve the most optimized implementation in terms of both area and speed when compared to a schematic implementation. As a result, synthesized designs tend to be (slightly) larger and slower than their schematic based counterparts. Additionally, implementation results can greatly vary depending on the synthesis tool as well design being synthesized. 
4.1 Block Diagram- Encryption 
Figure 4.1 AES Decryption Block Diagram
ISSN: 2349-7815 
International Journal of Recent Research in Electrical and Electronics Engineering (IJRREEE) 
Vol. 1, Issue 2, pp: (21-27), Month: July 2014 - September 2014, Available at: www.paperpublications.org 
Page | 23 
Paper Publications 
The encryption component processes plain text – 128 bit, round key schedule and produces the encrypted cipher text – 128 bit depending on the control signals as follows, i.e., In Encryption mode of operation load will be forced to 1 the plain text - 128 bit and key schedule – 128 bit. Reset will be made 1, after loading the data, load forced to zero to process the internal blocks, Subbytes, shift rows, and mix column after 10 rounds of process, done signal goes to high and encrypted output is available in the register. 
4.2 Block Diagram- Decryption 
Figure 4.2 AES Decryption Block Diagram 
The decryption component process encrypted data (cipher text – 128 bit) and encrypted key – 128 bit which has obtained in the 10th round operation of encryption and produces decrypted output (plain text – 128 bit) and the key - 128 bit (which has been used in the initial round operation of encryption process). Depending upon control signals, In decryption mode of operation load will be forced to 1 Encrypted input data 128 bit and key schedule reset is made as 1 after loading the inputs load to zero and internal blocks inverse shift rows, substitute byte and inverse mix columns are processed after 10 round of operation, done signal will goes to high decrypted output will be available in the register. 
V. VERILOG IMPLEMENTATION 
The Verilog HDL is an IEEE standard hardware description language. It is widely used in the design of digital integrated circuits. Verilog is intended to be used for verification through simulation, timing analysis, test analysis and logic synthesis [18]. Verilog HDL allows designers to design at various levels of abstraction like register transfer level, gate level and switch level. Verilog is used as an input for synthesis programs which will generate a gate-level description for the circuit. Xilinx ISE 13.2 is a software tool developed by synthesis and analysis of HDL designs. 
5.1 Device Utilization Summary of AES Encryption 
Shows the Device Utilization Summary of AES Encryption it comprises of Add Round Key schedule Substitute Byte, Mix Column.
ISSN: 2349-7815 
International Journal of Recent Research in Electrical and Electronics Engineering (IJRREEE) 
Vol. 1, Issue 2, pp: (21-27), Month: July 2014 - September 2014, Available at: www.paperpublications.org 
Page | 24 
Paper Publications 
5.2 Device Utilization Summary of AES Decryption 
Above Shows the Device Utilization Summary of AES Decryption it comprises of Add Round Key Schedule Inverse- Substitute Byte,Inverse-Mix Column. 
VI. PHYSICAL DESIGN OF AES 128BIT 
The first step in the physical design flow is floorplanning. Followed by Partitioning, which is a process of dividing the chip into small blocks. After partitioning, Placement is performed in four optimization phases: 
1. Pre-Placement optimization 
2. In placement optimization 
3. Post placement optimization (PPO) before clock tree synthesis (CTS) 
4. PPO after CTS. 
The goal of clock tree synthesis (CTS) is to minimize skew and insertion delay. After Routing Physical verification checks the correctness of the layout design. Once the design has been physically verified, opticallithography masks are generated for manufacturing. The layout is represented in the GDSII stream format that is sent to a semiconductor fabrication plant. 
Throughput calculation: 
Maximum output required time after clock (T) = Frequency (F) =1/T =1/4.496ns = 222.41 MHz. Throughput for 128 bit AES =128*F/10 = 2.84 Gbps. 
VII. COMPARISON RESULTS 
Table 5: FPGA Comparison Table for Frequency and Throughput 
Design 
Device 
Fmax(Mhz) 
throughput 
Pslices 
Elbirtel al 
XCV1000-4 
31.8 
0.0470 
10992 
Monica liberato ri et al 
XC3S500E-4FG320 
9.375 
0.1202 
1643 
ours 
XC3S500E-4FG320 
222.41 
2.846 
402
ISSN: 2349-7815 
International Journal of Recent Research in Electrical and Electronics Engineering (IJRREEE) 
Vol. 1, Issue 2, pp: (21-27), Month: July 2014 - September 2014, Available at: www.paperpublications.org 
Page | 25 
Paper Publications 
7.1 Simulation Results 
Fig 7.1 –Simulation of both encrypted and decrypted data 
7.2 Implementation using FPGA 
Fig 7.2 –Figure shows the FPGA structure 
VIII. CONCLUSION AND FUTURE WORK 
The designed core supports both encryption and decryption standards. Its functionality has been verified using simulation, by taking various inputs and is synthesized by using Xilinx 13.2.The design is targeted on FPGA (spartan-3E).The design uses 406 slices, 711 input look up tables and operates at 2.84 Gbps (Throughput). 
Development of physical design of AES-128 bit is done using cadence SoC encounter. Performance evaluation of the physical design with respect to area, power, and time has been done. The core consumes 10.21 mW of power for the core area of 332128.742 μm2.
ISSN: 2349-7815 
International Journal of Recent Research in Electrical and Electronics Engineering (IJRREEE) 
Vol. 1, Issue 2, pp: (21-27), Month: July 2014 - September 2014, Available at: www.paperpublications.org 
Page | 26 
Paper Publications 
REFERENCES 
[1] Alan Kaminsky, Michael Kurdziel, StanisławRadziszowski, “An overview of cryptanalysis research for the advanced encryption standard”, IEEE, the 2010 military communications conference - unclassified program - cyber security and network management, pp. 1310, 2010. 
[2] M.Matsui, “Linear cryptanalysis method for DES cipher”, Eurocrupt, Lncs765, pp.386-397, Springer, 1994. 
[3] I.Ben-Aroya. E.Biham, “Differential Cryptanalysis of Lucifer”.crypto, journal of cryptology, pp.187-19l, Springer, 1994. 
[4] R.Doud, “Hardware Crypto Solutions boost VPN,” Electron. Eng. Times, pp. 57–64, April.12, 1999. 
[5] C.Phillipsand K.Hodor, “Breaking the 10 k FPGA barrier calls for an ASIC-like design style,” Integrated Syst. Design, 1996. 
[6] M.Riaz and H. Heys, “The FPGA implementation of RC6 and cast-256 encryption algorithms,” in Proc. IEEE 1999 CAN. Conf. electrical and computer engineering, Edmonton, Alta., Canada, march.1999. 
[7] Elbirt, “An FPGA implementation and performance evaluation of the cast-256 block cipher,” cryptography and information security group, ECE department, Worcester polytechnic institute, Worcester, Ma, Tech. Rep., may 1999. 
[8] Sheunn-Shyang Wang and Wan-Sheng Ni, “An Efficient FPGA implementation of advanced encryption Standard Algorithm”, International Symposium on circuits and systems, IEEE, pp 597, 2004. 
[9] J.Daemenand V.Rijmen, “AES submission document on Rijndael”, version 2, September 1999.(http:// csrc.nist.gov /cryptotoolkit/ AES/Rijndael/Rij ndael.pdf). 
[10] F.X.Standaert, “AMethodology to implement block ciphers in reconfigurable hardware and as application to fast and compact AES Rijndael. “The field programmable logic array conference, Monterey, California, pp.216-224. 2003. 
[11] W.Mclooneand J.V.Mccanny, “Rijndael FPGA implementation utilizing look-up tables signal processing systems”, 2001 IEEE workshop on signal processing systems, pp.349-360, 2001. IJREAT International Journal of Research in Engineering & Advanced Technology, Volume 1, Issue 3, June-July, 2013 
[12] X.Zhang and K. K. Parhi, “High speed VLSI architectures for AES algorithm”, IEEE transactions on VLSI systems, vol.12, no. 9, pp 957-967, 2004. 
[13] M. M. WONG, M.L.D. Wong, “A high throughput low power compact AES s-box implementation using composite field arithmetic and algebraic form representation”, proc. IEEE 2nd Aseasymposium on quality electronic design, pp 318-323, 2010. 
[14] R. Liu, K.K.Parhi “Fast Composite field architectures for advanced encryption standard” proceedings GLSVLSI‟08, Orlando, Florida, USA,pp.65-70, may 4–6, 2008. 
[15] Menezes, P. Van Oorschot, and S. Vanstone, “Handbook of applied cryptography”, CRC press, New York, 1997, pp. 81-83. 
[16] Rudra, P.K. Dubey, C.S. Jutla, V.Kumar, J.R. Rao, and P. Rohatgi. “Efficient Implementation of RijndaelEncryption with composite Field Arithmetic.”In proceedings of the cryptographic hardware andembedded systems conference, lecture notes in computer science vol 2162, pp.171-185, Paris, France, may 2001. 
[17] C.O‟Driscoll. “Hardware Implementation aspects of the Rijndael block cipher”. mastersthesis. National University of Ireland, cork, Ireland 2001.
ISSN: 2349-7815 
International Journal of Recent Research in Electrical and Electronics Engineering (IJRREEE) 
Vol. 1, Issue 2, pp: (21-27), Month: July 2014 - September 2014, Available at: www.paperpublications.org 
Page | 27 
Paper Publications 
[18] Douglas JSmith, “HDL chip design using VHDL or Verilog”, Doonepublications, 1996. 
[19] Pong P. Chu, “FPGA prototyping by Verilog examples”, Wiley publications, 2008. 
[20] Sumanth Kumar Reddy S, R.Sakthivel, P Praneeth, “International Journal Of Advanced Engineering Sciences And Technologies” (IJAEST) Vol No. 6, Issue No. 1, pp.022 – 026, 2011. 
[21] Nalini C, Dr.Anandmohan P V, Poonaih D.Vand V.D Kulkarni, “Compact Designs of SubBytes and MixColumn for AES” IEEE International Advance Computing Conference (IACC), pp.1241- 1247, March 2009. 
[22] Monicalibertori, Fernando Otero, J.C.Bonadero, Jorge Castineira, “AES-128 Cipher High Speed, Low Cost FPGA Implementation” IEEE, pp.195-198, April 2007

More Related Content

What's hot (19)

PDF
A03530107
inventionjournals
 
PDF
publication
Zhenyu Xu
 
PDF
IRJET- FPGA Implementation of Image Encryption and Decryption using Fully Hom...
IRJET Journal
 
PDF
PERFORMANCE ANALYSIS OF PARALLEL POLLARD’S RHO FACTORING ALGORITHM
ijcsit
 
PDF
1570285065
Chiranjeevi Shilam
 
PPTX
A short introduction to Network coding
Arash Pourdamghani
 
PDF
Implementation of Cryptography Architecture with High Secure Core
IJMER
 
PDF
Improve Vectorization Efficiency
Intel® Software
 
PDF
Performance Optimization of SPH Algorithms for Multi/Many-Core Architectures
Dr. Fabio Baruffa
 
PDF
FPGA Implementation of Mixed Radix CORDIC FFT
IJSRD
 
PPT
Network coding
Lishi He
 
PDF
Network Coding
Kishoj Bajracharya
 
PPTX
Simple regenerating codes: Network Coding for Cloud Storage
Kevin Tong
 
PDF
An efficient model for design of 64-bit High Speed Parallel Prefix VLSI adder
IJMER
 
PDF
Comparison of AES and DES Algorithms Implemented on Virtex-6 FPGA and Microbl...
IJECEIAES
 
PDF
High Speed Optimized AES using Parallel Processing Implementation
IRJET Journal
 
PDF
Performance Evaluation of Ipv4, Ipv6 Migration Techniques
IOSR Journals
 
PDF
Network Coding for Distributed Storage Systems(Group Meeting Talk)
Jayant Apte, PhD
 
publication
Zhenyu Xu
 
IRJET- FPGA Implementation of Image Encryption and Decryption using Fully Hom...
IRJET Journal
 
PERFORMANCE ANALYSIS OF PARALLEL POLLARD’S RHO FACTORING ALGORITHM
ijcsit
 
1570285065
Chiranjeevi Shilam
 
A short introduction to Network coding
Arash Pourdamghani
 
Implementation of Cryptography Architecture with High Secure Core
IJMER
 
Improve Vectorization Efficiency
Intel® Software
 
Performance Optimization of SPH Algorithms for Multi/Many-Core Architectures
Dr. Fabio Baruffa
 
FPGA Implementation of Mixed Radix CORDIC FFT
IJSRD
 
Network coding
Lishi He
 
Network Coding
Kishoj Bajracharya
 
Simple regenerating codes: Network Coding for Cloud Storage
Kevin Tong
 
An efficient model for design of 64-bit High Speed Parallel Prefix VLSI adder
IJMER
 
Comparison of AES and DES Algorithms Implemented on Virtex-6 FPGA and Microbl...
IJECEIAES
 
High Speed Optimized AES using Parallel Processing Implementation
IRJET Journal
 
Performance Evaluation of Ipv4, Ipv6 Migration Techniques
IOSR Journals
 
Network Coding for Distributed Storage Systems(Group Meeting Talk)
Jayant Apte, PhD
 

Viewers also liked (20)

PDF
Fpga implementation of encryption and decryption algorithm based on aes
eSAT Publishing House
 
PDF
Spearmint (Mentha spicata L.) Response to Deficit Irrigation
paperpublications3
 
PDF
PS2O, Hybrid Evolutionary-Conventional Algorithm, Genetical Swarm Optimizatio...
paperpublications3
 
PDF
Role of Corporate Social Responsibility in Indian Higher Education: Issues an...
paperpublications3
 
PDF
PASSIVE LIQUID WATER RECOVERY FROM FUEL CELL EXHAUST
paperpublications3
 
PDF
The Impact of Microfinance on Saving Deposits-The Case of Mauritius
paperpublications3
 
PDF
HISTOCHEMICAL STUDIES OF ENZYMES INVOVED IN HORMONAL REGULATION IN FISH (Cypr...
paperpublications3
 
PDF
DESIGN ANALYSIS OF A KEYLESS COUPLING
paperpublications3
 
PDF
Hardware implementation of aes encryption and decryption for low area & power...
eSAT Publishing House
 
PDF
Comparing the effect of PI and I controllers on a four tank process
paperpublications3
 
PDF
Dry Matter Yield and Agronomic Performance of Herbaceous Legumes Intercropped...
paperpublications3
 
PDF
Impact of Computers’ Implementation on Administration Use in Public Secondary...
paperpublications3
 
PDF
CAUSALITY EFFECT OF ENERGY CONSUMPTION AND ECONOMIC GROWTH IN NIGERIA (1980-2...
paperpublications3
 
PDF
Mitigating Factors, and Factors Militating against Teacher’s Utilization of I...
paperpublications3
 
PDF
Voltage Regulators Placement in Unbalanced Radial Distribution Systems for Lo...
paperpublications3
 
PDF
Socio-Cultural Factors that Affect the Role and Status of Women among the Bay...
paperpublications3
 
DOC
IEEE 2014 2015
durgatech
 
PDF
Comparative Analysis of Design Parameters for Multistoried Framed Structure u...
paperpublications3
 
PDF
Performance Analysis of Digital Watermarking Of Video in the Spatial Domain
paperpublications3
 
PDF
AES effecitve software implementation
Roman Oliynykov
 
Fpga implementation of encryption and decryption algorithm based on aes
eSAT Publishing House
 
Spearmint (Mentha spicata L.) Response to Deficit Irrigation
paperpublications3
 
PS2O, Hybrid Evolutionary-Conventional Algorithm, Genetical Swarm Optimizatio...
paperpublications3
 
Role of Corporate Social Responsibility in Indian Higher Education: Issues an...
paperpublications3
 
PASSIVE LIQUID WATER RECOVERY FROM FUEL CELL EXHAUST
paperpublications3
 
The Impact of Microfinance on Saving Deposits-The Case of Mauritius
paperpublications3
 
HISTOCHEMICAL STUDIES OF ENZYMES INVOVED IN HORMONAL REGULATION IN FISH (Cypr...
paperpublications3
 
DESIGN ANALYSIS OF A KEYLESS COUPLING
paperpublications3
 
Hardware implementation of aes encryption and decryption for low area & power...
eSAT Publishing House
 
Comparing the effect of PI and I controllers on a four tank process
paperpublications3
 
Dry Matter Yield and Agronomic Performance of Herbaceous Legumes Intercropped...
paperpublications3
 
Impact of Computers’ Implementation on Administration Use in Public Secondary...
paperpublications3
 
CAUSALITY EFFECT OF ENERGY CONSUMPTION AND ECONOMIC GROWTH IN NIGERIA (1980-2...
paperpublications3
 
Mitigating Factors, and Factors Militating against Teacher’s Utilization of I...
paperpublications3
 
Voltage Regulators Placement in Unbalanced Radial Distribution Systems for Lo...
paperpublications3
 
Socio-Cultural Factors that Affect the Role and Status of Women among the Bay...
paperpublications3
 
IEEE 2014 2015
durgatech
 
Comparative Analysis of Design Parameters for Multistoried Framed Structure u...
paperpublications3
 
Performance Analysis of Digital Watermarking Of Video in the Spatial Domain
paperpublications3
 
AES effecitve software implementation
Roman Oliynykov
 
Ad

Similar to Design and Implementation of Area Efficiency AES Algoritham with FPGA and ASIC, (20)

PDF
Design and Implementation of Area Efficiency AES Algoritham with FPGA and ASIC
paperpublications3
 
PDF
IRJET- A Review on Various Secured Data Encryption Models based on AES Standard
IRJET Journal
 
PDF
G04701051058
ijceronline
 
PDF
High throughput FPGA Implementation of Advanced Encryption Standard Algorithm
TELKOMNIKA JOURNAL
 
PDF
A Cryptographic Hardware Revolution in Communication Systems using Verilog HDL
idescitation
 
PDF
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
ijceronline
 
PDF
Implementation and Design of AES S-Box on FPGA
IJRES Journal
 
PDF
Novel Adaptive Hold Logic Circuit for the Multiplier using Add Round Key and ...
IJMTST Journal
 
PDF
A VHDL Implemetation of the Advanced Encryption Standard-Rijndael.pdf
RamRaja15
 
PDF
Design of area optimized aes encryption core using pipelining technology
IAEME Publication
 
PDF
Implementation of Fast Pipelined AES Algorithm on Xilinx FPGA
International Journal of Science and Research (IJSR)
 
PDF
hardware implementation of aes encryption and decryption for low area & low p...
Kumar Goud
 
PDF
A04660105
IOSR-JEN
 
PDF
Iaetsd an survey of efficient fpga implementation of advanced encryption
Iaetsd Iaetsd
 
PDF
FPGA Implementation of an Area Optimized Architecture for 128 bit AES Algorithm
IJERA Editor
 
PDF
IRJET- Hardware and Software Co-Design of AES Algorithm on the basis of NIOS ...
IRJET Journal
 
PPT
Fault Detection Scheme for AES Using Composite Field
AJAL A J
 
PDF
Aes
Manju Hegde
 
Design and Implementation of Area Efficiency AES Algoritham with FPGA and ASIC
paperpublications3
 
IRJET- A Review on Various Secured Data Encryption Models based on AES Standard
IRJET Journal
 
G04701051058
ijceronline
 
High throughput FPGA Implementation of Advanced Encryption Standard Algorithm
TELKOMNIKA JOURNAL
 
A Cryptographic Hardware Revolution in Communication Systems using Verilog HDL
idescitation
 
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
ijceronline
 
Implementation and Design of AES S-Box on FPGA
IJRES Journal
 
Novel Adaptive Hold Logic Circuit for the Multiplier using Add Round Key and ...
IJMTST Journal
 
A VHDL Implemetation of the Advanced Encryption Standard-Rijndael.pdf
RamRaja15
 
Design of area optimized aes encryption core using pipelining technology
IAEME Publication
 
Implementation of Fast Pipelined AES Algorithm on Xilinx FPGA
International Journal of Science and Research (IJSR)
 
hardware implementation of aes encryption and decryption for low area & low p...
Kumar Goud
 
A04660105
IOSR-JEN
 
Iaetsd an survey of efficient fpga implementation of advanced encryption
Iaetsd Iaetsd
 
FPGA Implementation of an Area Optimized Architecture for 128 bit AES Algorithm
IJERA Editor
 
IRJET- Hardware and Software Co-Design of AES Algorithm on the basis of NIOS ...
IRJET Journal
 
Fault Detection Scheme for AES Using Composite Field
AJAL A J
 
Ad

Recently uploaded (20)

PPTX
GitOps_Without_K8s_Training_detailed git repository
DanialHabibi2
 
PPT
PPT2_Metal formingMECHANICALENGINEEIRNG .ppt
Praveen Kumar
 
PPTX
artificial intelligence applications in Geomatics
NawrasShatnawi1
 
DOCX
8th International Conference on Electrical Engineering (ELEN 2025)
elelijjournal653
 
PDF
MAD Unit - 2 Activity and Fragment Management in Android (Diploma IT)
JappanMavani
 
PPTX
Solar Thermal Energy System Seminar.pptx
Gpc Purapuza
 
PDF
MAD Unit - 1 Introduction of Android IT Department
JappanMavani
 
PPTX
Hashing Introduction , hash functions and techniques
sailajam21
 
PPTX
Types of Bearing_Specifications_PPT.pptx
PranjulAgrahariAkash
 
PPTX
VITEEE 2026 Exam Details , Important Dates
SonaliSingh127098
 
PDF
Reasons for the succes of MENARD PRESSUREMETER.pdf
majdiamz
 
PDF
Biomechanics of Gait: Engineering Solutions for Rehabilitation (www.kiu.ac.ug)
publication11
 
PPTX
Day2 B2 Best.pptx
helenjenefa1
 
PDF
GTU Civil Engineering All Semester Syllabus.pdf
Vimal Bhojani
 
PPTX
The Role of Information Technology in Environmental Protectio....pptx
nallamillisriram
 
PDF
Set Relation Function Practice session 24.05.2025.pdf
DrStephenStrange4
 
PDF
Ethics and Trustworthy AI in Healthcare – Governing Sensitive Data, Profiling...
AlqualsaDIResearchGr
 
PPTX
Evaluation and thermal analysis of shell and tube heat exchanger as per requi...
shahveer210504
 
PPTX
265587293-NFPA 101 Life safety code-PPT-1.pptx
chandermwason
 
DOCX
CS-802 (A) BDH Lab manual IPS Academy Indore
thegodhimself05
 
GitOps_Without_K8s_Training_detailed git repository
DanialHabibi2
 
PPT2_Metal formingMECHANICALENGINEEIRNG .ppt
Praveen Kumar
 
artificial intelligence applications in Geomatics
NawrasShatnawi1
 
8th International Conference on Electrical Engineering (ELEN 2025)
elelijjournal653
 
MAD Unit - 2 Activity and Fragment Management in Android (Diploma IT)
JappanMavani
 
Solar Thermal Energy System Seminar.pptx
Gpc Purapuza
 
MAD Unit - 1 Introduction of Android IT Department
JappanMavani
 
Hashing Introduction , hash functions and techniques
sailajam21
 
Types of Bearing_Specifications_PPT.pptx
PranjulAgrahariAkash
 
VITEEE 2026 Exam Details , Important Dates
SonaliSingh127098
 
Reasons for the succes of MENARD PRESSUREMETER.pdf
majdiamz
 
Biomechanics of Gait: Engineering Solutions for Rehabilitation (www.kiu.ac.ug)
publication11
 
Day2 B2 Best.pptx
helenjenefa1
 
GTU Civil Engineering All Semester Syllabus.pdf
Vimal Bhojani
 
The Role of Information Technology in Environmental Protectio....pptx
nallamillisriram
 
Set Relation Function Practice session 24.05.2025.pdf
DrStephenStrange4
 
Ethics and Trustworthy AI in Healthcare – Governing Sensitive Data, Profiling...
AlqualsaDIResearchGr
 
Evaluation and thermal analysis of shell and tube heat exchanger as per requi...
shahveer210504
 
265587293-NFPA 101 Life safety code-PPT-1.pptx
chandermwason
 
CS-802 (A) BDH Lab manual IPS Academy Indore
thegodhimself05
 

Design and Implementation of Area Efficiency AES Algoritham with FPGA and ASIC,

  • 1. ISSN: 2349-7815 International Journal of Recent Research in Electrical and Electronics Engineering (IJRREEE) Vol. 1, Issue 2, pp: (21-27), Month: July 2014 - September 2014, Available at: www.paperpublications.org Page | 21 Paper Publications Design and Implementation of Area Efficiency AES Algoritham with FPGA and ASIC 1Y. Navya Rao, 2D.Ranjith 1 Y. NavyaRao, Research Scholar, ECE Department, Vaagdevi College of Engineering,Telanga, India 2 D. Ranjith, Asst Professor, ECE Department, Vaagdevi College of Engineering,Telanga, India Abstract: A public domain encryption standard is subject to continuous, vigilant, expert cryptanalysis. AES is a symmetric encryption algorithm processing data in block of 128 bits. Under the influence of a key, a 128-bit block is encrypted by transforming it in a unique way into a new block of the same size. To implement AES Rijndael algorithm on FPGA using Verilog and synthesis using Xilinx, Plain text of 128 bit data is considered for encryption using Rijndael algorithm utilizing key. This encryption method is versatile used for military applications. The same key is used for decryption to recover the original 128 bit plain text. For high speed applications, the Non LUT based implementation of AES S-box and inverse S-box is preferred. Development of physical design of AES-128 bit is done using cadence SoC encounter. Performance evaluation of the physical design with respect to area, power, and time has been done. The core consumes 10.11 mW of power for the core area of 330100.742 μm2. Keywords: Encryption, Decryption Rijndael algorithm, FPGA implementation, Physical Design. I. INTRODUCTION The Rijndael proposal for AES defined a cipher in which the block length and the key length can be independently specified to be 128, 192, or 256 bits. The AES specification uses the same three key size alternatives but limits the block length to 128 bits. A number of AES parameters depend on the key length as shown in Table 1 Table 1 AES parameters Key Size 4/16/128 6/24/192 8/32/256 (Words/Bytes/Bits) Plaintext Block Size 4/16/128 4/16/128 4/16/128 (Words/Bytes/Bits) Number Of Rounds 10 12 14 Round Key Size 4/16/128 4/16/128 4/16/128 (Words/Bytes/Bits) Expanded Key Size 44/176 52/208 60/240 (Words/Bytes) II. RELATEDWORK An overview of crypt analysis research for the advanced encryption standard is explained by Alan Kaminsky, et al. Linear Cryptanalysis exploits approximate linear relationships that exist betweeninputs and outputs of a function block . Case of a block Cipher, linear combinations of plaintext patterns and linear Cipher text are compared to linear combinations of key bits. Differential cryptanalysis exploits relationships that exist between differences in the input and output of a function block .The advantages of a software implementation include ease use, ease of upgrade, portability, and flexibility. However, a software implementation offers only limited physical security,
  • 2. ISSN: 2349-7815 International Journal of Recent Research in Electrical and Electronics Engineering (IJRREEE) Vol. 1, Issue 2, pp: (21-27), Month: July 2014 - September 2014, Available at: www.paperpublications.org Page | 22 Paper Publications especially with respect to key storage. Conversely, cryptographic algorithms (and their associated keys) that are implemented in hardware are, by nature, more physically secure, as they cannot easily be read or modified an outside attacker. AES that was implemented in HDL, led to the use of a bottom-up design and test methodology Arithmetic operations, architectural requirements, scalability and cost are widely considered in. Shuenn-Shyang Wangetal proposes an efficient FPGA implementation of AES. The hardware-based implementation of AES Rijndael algorithm is required because it can be more secure and consumes less power than software implementation. F.X.Standaert et al. proposes a methodology to efficiently implement block cipher within commercially available FPGA and it is applied to design AES Rijndael which is shown to improve previously reported results in terms of hardware cost, throughput or efficiency. W.Mc Loone et al. presented a FPGA encryptor design that utilizes look-up table to implement the entire AES Rijndael round function. This is a more efficient FPGA implementation of AES Rijndael algorithm. Every component of AES algorithm is optimally designed to reduce the critical path and chip area. Zhang and Parhi [12] have suggested new implementation of multiplicative inverse in GF (24) for realizing S-box and inverse S-box using arithmetic in GF((24)2) which is further decomposed into GF(((22)2)2). Zhang and Parhi have also described efficient MixColumns and Inverse MixColumns implementation and evaluated the complete architecture for realizing fully unrolled AES implementation on FPGAs using „on the fly‟ pipelined key schedule. Liu and Parhi proposed pre-computation techniques using which some computation in the critical path is eliminated to further reduce the critical path of the composite field arithmetic based S-box. Choosing the suitable value for the subfield reducing polynomial was investigated extensively by O‟driscoll. through a method which computes all possible Cyclotomic Cosets over 2 of degree 4 in GF(28) he concluded that there were only three choices for a reducing polynomial in the subfield GF(24) Most implementations conventionally make use of the memory intensive look up table approach for Substitute Byte/Inverse Substitute Byte block implementations resulting in an unbreakable delay . III. PROBLEM DEFINATION As Implementation of AES- IP Core for 128 bit by employing a memory less combinational design the generation of S-box and Inverse S-box. As an alternative to achieve higher speeds by eliminating memory access delay while reducing overall area occupied and power consumed by the AES core. IV. DESIGN METHODOLOGY OF AES ALGORITHM The two basic hardware design methodologies currently available are Language-Based (High-Level) design and Schematic Based (Low-Level) design. Language-Based design relies upon synthesis tools to implement the desired hardware. While synthesis tools continue to improve, they rarely achieve the most optimized implementation in terms of both area and speed when compared to a schematic implementation. As a result, synthesized designs tend to be (slightly) larger and slower than their schematic based counterparts. Additionally, implementation results can greatly vary depending on the synthesis tool as well design being synthesized. 4.1 Block Diagram- Encryption Figure 4.1 AES Decryption Block Diagram
  • 3. ISSN: 2349-7815 International Journal of Recent Research in Electrical and Electronics Engineering (IJRREEE) Vol. 1, Issue 2, pp: (21-27), Month: July 2014 - September 2014, Available at: www.paperpublications.org Page | 23 Paper Publications The encryption component processes plain text – 128 bit, round key schedule and produces the encrypted cipher text – 128 bit depending on the control signals as follows, i.e., In Encryption mode of operation load will be forced to 1 the plain text - 128 bit and key schedule – 128 bit. Reset will be made 1, after loading the data, load forced to zero to process the internal blocks, Subbytes, shift rows, and mix column after 10 rounds of process, done signal goes to high and encrypted output is available in the register. 4.2 Block Diagram- Decryption Figure 4.2 AES Decryption Block Diagram The decryption component process encrypted data (cipher text – 128 bit) and encrypted key – 128 bit which has obtained in the 10th round operation of encryption and produces decrypted output (plain text – 128 bit) and the key - 128 bit (which has been used in the initial round operation of encryption process). Depending upon control signals, In decryption mode of operation load will be forced to 1 Encrypted input data 128 bit and key schedule reset is made as 1 after loading the inputs load to zero and internal blocks inverse shift rows, substitute byte and inverse mix columns are processed after 10 round of operation, done signal will goes to high decrypted output will be available in the register. V. VERILOG IMPLEMENTATION The Verilog HDL is an IEEE standard hardware description language. It is widely used in the design of digital integrated circuits. Verilog is intended to be used for verification through simulation, timing analysis, test analysis and logic synthesis [18]. Verilog HDL allows designers to design at various levels of abstraction like register transfer level, gate level and switch level. Verilog is used as an input for synthesis programs which will generate a gate-level description for the circuit. Xilinx ISE 13.2 is a software tool developed by synthesis and analysis of HDL designs. 5.1 Device Utilization Summary of AES Encryption Shows the Device Utilization Summary of AES Encryption it comprises of Add Round Key schedule Substitute Byte, Mix Column.
  • 4. ISSN: 2349-7815 International Journal of Recent Research in Electrical and Electronics Engineering (IJRREEE) Vol. 1, Issue 2, pp: (21-27), Month: July 2014 - September 2014, Available at: www.paperpublications.org Page | 24 Paper Publications 5.2 Device Utilization Summary of AES Decryption Above Shows the Device Utilization Summary of AES Decryption it comprises of Add Round Key Schedule Inverse- Substitute Byte,Inverse-Mix Column. VI. PHYSICAL DESIGN OF AES 128BIT The first step in the physical design flow is floorplanning. Followed by Partitioning, which is a process of dividing the chip into small blocks. After partitioning, Placement is performed in four optimization phases: 1. Pre-Placement optimization 2. In placement optimization 3. Post placement optimization (PPO) before clock tree synthesis (CTS) 4. PPO after CTS. The goal of clock tree synthesis (CTS) is to minimize skew and insertion delay. After Routing Physical verification checks the correctness of the layout design. Once the design has been physically verified, opticallithography masks are generated for manufacturing. The layout is represented in the GDSII stream format that is sent to a semiconductor fabrication plant. Throughput calculation: Maximum output required time after clock (T) = Frequency (F) =1/T =1/4.496ns = 222.41 MHz. Throughput for 128 bit AES =128*F/10 = 2.84 Gbps. VII. COMPARISON RESULTS Table 5: FPGA Comparison Table for Frequency and Throughput Design Device Fmax(Mhz) throughput Pslices Elbirtel al XCV1000-4 31.8 0.0470 10992 Monica liberato ri et al XC3S500E-4FG320 9.375 0.1202 1643 ours XC3S500E-4FG320 222.41 2.846 402
  • 5. ISSN: 2349-7815 International Journal of Recent Research in Electrical and Electronics Engineering (IJRREEE) Vol. 1, Issue 2, pp: (21-27), Month: July 2014 - September 2014, Available at: www.paperpublications.org Page | 25 Paper Publications 7.1 Simulation Results Fig 7.1 –Simulation of both encrypted and decrypted data 7.2 Implementation using FPGA Fig 7.2 –Figure shows the FPGA structure VIII. CONCLUSION AND FUTURE WORK The designed core supports both encryption and decryption standards. Its functionality has been verified using simulation, by taking various inputs and is synthesized by using Xilinx 13.2.The design is targeted on FPGA (spartan-3E).The design uses 406 slices, 711 input look up tables and operates at 2.84 Gbps (Throughput). Development of physical design of AES-128 bit is done using cadence SoC encounter. Performance evaluation of the physical design with respect to area, power, and time has been done. The core consumes 10.21 mW of power for the core area of 332128.742 μm2.
  • 6. ISSN: 2349-7815 International Journal of Recent Research in Electrical and Electronics Engineering (IJRREEE) Vol. 1, Issue 2, pp: (21-27), Month: July 2014 - September 2014, Available at: www.paperpublications.org Page | 26 Paper Publications REFERENCES [1] Alan Kaminsky, Michael Kurdziel, StanisławRadziszowski, “An overview of cryptanalysis research for the advanced encryption standard”, IEEE, the 2010 military communications conference - unclassified program - cyber security and network management, pp. 1310, 2010. [2] M.Matsui, “Linear cryptanalysis method for DES cipher”, Eurocrupt, Lncs765, pp.386-397, Springer, 1994. [3] I.Ben-Aroya. E.Biham, “Differential Cryptanalysis of Lucifer”.crypto, journal of cryptology, pp.187-19l, Springer, 1994. [4] R.Doud, “Hardware Crypto Solutions boost VPN,” Electron. Eng. Times, pp. 57–64, April.12, 1999. [5] C.Phillipsand K.Hodor, “Breaking the 10 k FPGA barrier calls for an ASIC-like design style,” Integrated Syst. Design, 1996. [6] M.Riaz and H. Heys, “The FPGA implementation of RC6 and cast-256 encryption algorithms,” in Proc. IEEE 1999 CAN. Conf. electrical and computer engineering, Edmonton, Alta., Canada, march.1999. [7] Elbirt, “An FPGA implementation and performance evaluation of the cast-256 block cipher,” cryptography and information security group, ECE department, Worcester polytechnic institute, Worcester, Ma, Tech. Rep., may 1999. [8] Sheunn-Shyang Wang and Wan-Sheng Ni, “An Efficient FPGA implementation of advanced encryption Standard Algorithm”, International Symposium on circuits and systems, IEEE, pp 597, 2004. [9] J.Daemenand V.Rijmen, “AES submission document on Rijndael”, version 2, September 1999.(http:// csrc.nist.gov /cryptotoolkit/ AES/Rijndael/Rij ndael.pdf). [10] F.X.Standaert, “AMethodology to implement block ciphers in reconfigurable hardware and as application to fast and compact AES Rijndael. “The field programmable logic array conference, Monterey, California, pp.216-224. 2003. [11] W.Mclooneand J.V.Mccanny, “Rijndael FPGA implementation utilizing look-up tables signal processing systems”, 2001 IEEE workshop on signal processing systems, pp.349-360, 2001. IJREAT International Journal of Research in Engineering & Advanced Technology, Volume 1, Issue 3, June-July, 2013 [12] X.Zhang and K. K. Parhi, “High speed VLSI architectures for AES algorithm”, IEEE transactions on VLSI systems, vol.12, no. 9, pp 957-967, 2004. [13] M. M. WONG, M.L.D. Wong, “A high throughput low power compact AES s-box implementation using composite field arithmetic and algebraic form representation”, proc. IEEE 2nd Aseasymposium on quality electronic design, pp 318-323, 2010. [14] R. Liu, K.K.Parhi “Fast Composite field architectures for advanced encryption standard” proceedings GLSVLSI‟08, Orlando, Florida, USA,pp.65-70, may 4–6, 2008. [15] Menezes, P. Van Oorschot, and S. Vanstone, “Handbook of applied cryptography”, CRC press, New York, 1997, pp. 81-83. [16] Rudra, P.K. Dubey, C.S. Jutla, V.Kumar, J.R. Rao, and P. Rohatgi. “Efficient Implementation of RijndaelEncryption with composite Field Arithmetic.”In proceedings of the cryptographic hardware andembedded systems conference, lecture notes in computer science vol 2162, pp.171-185, Paris, France, may 2001. [17] C.O‟Driscoll. “Hardware Implementation aspects of the Rijndael block cipher”. mastersthesis. National University of Ireland, cork, Ireland 2001.
  • 7. ISSN: 2349-7815 International Journal of Recent Research in Electrical and Electronics Engineering (IJRREEE) Vol. 1, Issue 2, pp: (21-27), Month: July 2014 - September 2014, Available at: www.paperpublications.org Page | 27 Paper Publications [18] Douglas JSmith, “HDL chip design using VHDL or Verilog”, Doonepublications, 1996. [19] Pong P. Chu, “FPGA prototyping by Verilog examples”, Wiley publications, 2008. [20] Sumanth Kumar Reddy S, R.Sakthivel, P Praneeth, “International Journal Of Advanced Engineering Sciences And Technologies” (IJAEST) Vol No. 6, Issue No. 1, pp.022 – 026, 2011. [21] Nalini C, Dr.Anandmohan P V, Poonaih D.Vand V.D Kulkarni, “Compact Designs of SubBytes and MixColumn for AES” IEEE International Advance Computing Conference (IACC), pp.1241- 1247, March 2009. [22] Monicalibertori, Fernando Otero, J.C.Bonadero, Jorge Castineira, “AES-128 Cipher High Speed, Low Cost FPGA Implementation” IEEE, pp.195-198, April 2007