DIGITAL LOGIC CIRCUITS
By
N.SRI PRAKASH,B.Tech,M.Tech(Ph.D)
• Digital circuits are classified into two types
1. combinational circuits
2. sequential circuits
COMBINATIONAL CIRCUITS
• The output of a combinational circuit depends on its present inputs
only.
• The block diagram of a combinational circuit with m inputs and n
outputs is shown in below figure
Combinational circuit Design Procedure:
It involves following steps :
Step 1 : From the word description of the problem, identify the inputs
and outputs and draw a block diagram.
Step 2 : Make a truth table based on problem statement which
completely describes the operations of circuit for different
combinations of inputs.
Step 3 : Simplified output functions are obtained by algebraic
manipulation, k-map method or tabular method.
Step 4 : Implement the simplified expression using logic gates.
Example:
A TV is connected through three switches. The TV becomes
‘on’ when atleast two switches are in ‘ON’ position; In all other
conditions, TV is ‘OFF’.
SOL:-
• Step I :- The TV is connected with 3 switches; thus there are three
inputs to TV, represented by variables say A, B and C. The o/p of TV is
represented by variable say, F.
Step 2:- 0 → switch off
1 → switch on
TV SWITCHES  INPUTS OUTPUT
A B C F
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 1
1 0 0 0
1 0 1 1
1 1 0 1
1 1 1 1
• Step 3:- In general, in simplifying boolean functions upto four
variables, the best method is K-map technique. Thus, using a 3
variable K-map, we can simplify the function obtained in step 2
F = AB+AC+BC
• Step 4:- For implementation we need three ‘AND’ gates and one ‘OR’
gate as shown in Fig.
ARITHMATIC CIRCUITS
• The logic circuits which are used for performing the digital arithmatic
operations such as addition, subtraction, multiplication and division
are called ‘arithmatic circuits’.
HALF ADDER
Step1:- It has two inputs A and B. that are two 1-bit members, and
two output sum (S) and carry (C) produced by addition of two bits
Figure: Half adder
• Step 2:- Truth Table for Half Adder
• Step 3:- Using a two variable k-map, separately for both outputs S and
C.
• Step 4:- Logical Implementation
(i) Using Basic gates
(ii) Using XOR gate
FULL ADDER
• Full adder is a combinational circuit that performs the addition of
three binary digits
Step 1:- It has three inputs A, B and C and two outputs S and C0
produced by addition of three input bits.
Step 2:- Truth Table for the full adder
Step 3:- Using a three variable map for both outputs.
• Step 4:- Logical Implementation
(i) Using Basic Gates
• A full adder can also be implemented using two half adders
The sum part is
• The carry part is
• Therefore
Essentials of Combinational Circuits. PPTX
Applications of full adder circuit:-
• ALU in computers and varieties of calculators
• Different IC and microprocessor chips in PC n laptops
• Ripple counter
• Important tool in DSP(digital signal processing)
HALF SUBTRACTOR
Step 1:- The half subtractor is a combinational circuit which is used to
perform the subtraction of two bits.
Step 2:- Truth Table
• The difference output is 0 if A = B and 1 if A ≠ B; the borrow output is
1 whenever A < B. If A < B, the subtraction is done by borrowing 1
from the next higher order bit.
Step 3:- Using a two variable map, for outputs D and B.
Step 4:- Logical Implementation shown in Figures
(a) Using Basic gates
(b) using XOR gate
FULL SUBTRACTOR
Step 1:- Full subtractor is a combinational circuit that performs the
subtraction of three binary digits.
Step 2:- Truth Table
INPUTS OUTPUTS
A B C
DIFFERENCE
D
BORROW
B0
0 0 0 0 0
0 0 1 1 1
0 1 0 1 1
0 1 1 0 1
1 0 0 1 0
1 0 1 0 0
1 1 0 0 0
1 1 1 1 1
Step 3:- Using a three variable map for both outputs.
Step 4:- Logical implementation
(i) Using logic symbols
DO EXERCISE AND DRAW THE CIRCUIT
• A ‘full subtractor’ can also be implemented using two ‘half
subtractors’ and an ‘OR’ gate as shwon in Fig.
• The Difference
• The Borrow is
Essentials of Combinational Circuits. PPTX
• Block Diagram Representation of a full subtractor using two half
subtractors
BINARY PARALLEL ADDER
4 BIT BINARY SUBTRACTOR
4-bit Parallel Adder/Subtractor
Alternate diagram for adder-subtractor
• In the above figure the addition and subtraction operations are combined
into one circuit with one common binary adder.
• This is done by including an XOR gate with each full-adder.
• The mode input M controls the operation.
 When M=0, the circuit is an adder. When M=1, the circuit becomes a
subtractor.
• Each XOR gate receives input M and one of the inputs of B.
• When M=0, we have B0=B.
• The full-adder receives the value of B, the input carry is 0 and the circuit
performs A+B.
• When M=1, we have B1= B’ and C1=1. the B inputs are complemented and a
1 is added through the input carry.
• The circuit performs the operation A plus the 2’s complement of B.
RIPPLE CARRY ADDER
Essentials of Combinational Circuits. PPTX

More Related Content

PDF
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
PPTX
Combinational circuit
PPTX
Digital principal and computer organization
PPTX
DIGITAL ELECTRONICS :UNIT-II-COMBINATIONAL CIRCUIT DESIGN
PPTX
Unit 3 combinational circuits
PPTX
UNIT - II.pptx
PPT
combinational-circuit (1).ppt
PPTX
23CS901Digital principles and computer organization
Digital Electronics (EC8392) UNIT-II -PPT-S.SESHA VIDHYA/ ASP/ECE
Combinational circuit
Digital principal and computer organization
DIGITAL ELECTRONICS :UNIT-II-COMBINATIONAL CIRCUIT DESIGN
Unit 3 combinational circuits
UNIT - II.pptx
combinational-circuit (1).ppt
23CS901Digital principles and computer organization

Similar to Essentials of Combinational Circuits. PPTX (20)

PPTX
18CSC203J_COA_Unit 2 final.pptx
PDF
Unit-I11111111111111111111111111111I.pdf
PDF
1. Combinational Logic Circutis with examples (1).pdf
PDF
1. Combinational Logic Circutis with examples (1).pdf
PPTX
Chapter 4: Combinational Logic
PPTX
Unit-3 PPT_Updated COA.pptx (1).pptx coa
PPT
Digital Logic Design
PDF
DIGITAL PRINCIPLES AND SYSTEM DESIGN LAB MANUAL
DOC
Digital electronics lab
PPTX
Moduleeyshgsnshneyehnhneyjhnynhneh3dgcfhhgg
DOCX
Dilo lab
PDF
Combinational and sequential logic
PDF
Bds lab 4
PPTX
Digital electronics-COMBINATIONAL CIRCUIT DESIGN
PPTX
Fulll Adder
PPTX
Parallel Adder_Mul_Mag.pptx
PPTX
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
PDF
Unit-IV(jhfddfghjtdfghhjhgfgCLC) (2).pdf
PDF
ADDERS IN DIGITAL ELECTRONICS (DE) BY RIZWAN
PDF
Chapter 5_combinational logic (EEEg4302).pdf
18CSC203J_COA_Unit 2 final.pptx
Unit-I11111111111111111111111111111I.pdf
1. Combinational Logic Circutis with examples (1).pdf
1. Combinational Logic Circutis with examples (1).pdf
Chapter 4: Combinational Logic
Unit-3 PPT_Updated COA.pptx (1).pptx coa
Digital Logic Design
DIGITAL PRINCIPLES AND SYSTEM DESIGN LAB MANUAL
Digital electronics lab
Moduleeyshgsnshneyehnhneyjhnynhneh3dgcfhhgg
Dilo lab
Combinational and sequential logic
Bds lab 4
Digital electronics-COMBINATIONAL CIRCUIT DESIGN
Fulll Adder
Parallel Adder_Mul_Mag.pptx
DLD Lecture No 18 Analysis and Design of Combinational Circuit.pptx
Unit-IV(jhfddfghjtdfghhjhgfgCLC) (2).pdf
ADDERS IN DIGITAL ELECTRONICS (DE) BY RIZWAN
Chapter 5_combinational logic (EEEg4302).pdf
Ad

More from Sri Prakash Narayanam (6)

PPTX
sequential circuits and Combinational circuits.pptx
PPTX
Door-Locks-with-Key-Pads-Modern-Security-Solutions.pptx
PPTX
Embedded systems by n sri prakash,unit-1
PPTX
switching theory and logic design basd excess-3 adder circuit
PPTX
Digital logic design BCD Adder Circuits with 9's complement.pptx
PPTX
Dr. P.V.Naganjaneyulu ppt 24-01-2022.pptx
sequential circuits and Combinational circuits.pptx
Door-Locks-with-Key-Pads-Modern-Security-Solutions.pptx
Embedded systems by n sri prakash,unit-1
switching theory and logic design basd excess-3 adder circuit
Digital logic design BCD Adder Circuits with 9's complement.pptx
Dr. P.V.Naganjaneyulu ppt 24-01-2022.pptx
Ad

Recently uploaded (20)

PPTX
Environmental studies, Moudle 3-Environmental Pollution.pptx
PDF
Principles of operation, construction, theory, advantages and disadvantages, ...
PPTX
ASME PCC-02 TRAINING -DESKTOP-NLE5HNP.pptx
PDF
Unit1 - AIML Chapter 1 concept and ethics
PDF
Unit I -OPERATING SYSTEMS_SRM_KATTANKULATHUR.pptx.pdf
PPTX
Wireless sensor networks (WSN) SRM unit 2
PPT
Chapter 1 - Introduction to Manufacturing Technology_2.ppt
PDF
First part_B-Image Processing - 1 of 2).pdf
PPTX
CT Generations and Image Reconstruction methods
PPTX
Unit_1_introduction to surveying for diploma.pptx
PDF
UEFA_Carbon_Footprint_Calculator_Methology_2.0.pdf
PDF
August 2025 - Top 10 Read Articles in Network Security & Its Applications
PDF
VSL-Strand-Post-tensioning-Systems-Technical-Catalogue_2019-01.pdf
PPT
Programmable Logic Controller PLC and Industrial Automation
PDF
LOW POWER CLASS AB SI POWER AMPLIFIER FOR WIRELESS MEDICAL SENSOR NETWORK
PDF
Computer System Architecture 3rd Edition-M Morris Mano.pdf
PPTX
CN_Unite_1 AI&DS ENGGERING SPPU PUNE UNIVERSITY
PDF
August -2025_Top10 Read_Articles_ijait.pdf
PPTX
mechattonicsand iotwith sensor and actuator
PDF
MLpara ingenieira CIVIL, meca Y AMBIENTAL
Environmental studies, Moudle 3-Environmental Pollution.pptx
Principles of operation, construction, theory, advantages and disadvantages, ...
ASME PCC-02 TRAINING -DESKTOP-NLE5HNP.pptx
Unit1 - AIML Chapter 1 concept and ethics
Unit I -OPERATING SYSTEMS_SRM_KATTANKULATHUR.pptx.pdf
Wireless sensor networks (WSN) SRM unit 2
Chapter 1 - Introduction to Manufacturing Technology_2.ppt
First part_B-Image Processing - 1 of 2).pdf
CT Generations and Image Reconstruction methods
Unit_1_introduction to surveying for diploma.pptx
UEFA_Carbon_Footprint_Calculator_Methology_2.0.pdf
August 2025 - Top 10 Read Articles in Network Security & Its Applications
VSL-Strand-Post-tensioning-Systems-Technical-Catalogue_2019-01.pdf
Programmable Logic Controller PLC and Industrial Automation
LOW POWER CLASS AB SI POWER AMPLIFIER FOR WIRELESS MEDICAL SENSOR NETWORK
Computer System Architecture 3rd Edition-M Morris Mano.pdf
CN_Unite_1 AI&DS ENGGERING SPPU PUNE UNIVERSITY
August -2025_Top10 Read_Articles_ijait.pdf
mechattonicsand iotwith sensor and actuator
MLpara ingenieira CIVIL, meca Y AMBIENTAL

Essentials of Combinational Circuits. PPTX

  • 1. DIGITAL LOGIC CIRCUITS By N.SRI PRAKASH,B.Tech,M.Tech(Ph.D)
  • 2. • Digital circuits are classified into two types 1. combinational circuits 2. sequential circuits
  • 3. COMBINATIONAL CIRCUITS • The output of a combinational circuit depends on its present inputs only. • The block diagram of a combinational circuit with m inputs and n outputs is shown in below figure
  • 4. Combinational circuit Design Procedure: It involves following steps : Step 1 : From the word description of the problem, identify the inputs and outputs and draw a block diagram. Step 2 : Make a truth table based on problem statement which completely describes the operations of circuit for different combinations of inputs. Step 3 : Simplified output functions are obtained by algebraic manipulation, k-map method or tabular method. Step 4 : Implement the simplified expression using logic gates.
  • 5. Example: A TV is connected through three switches. The TV becomes ‘on’ when atleast two switches are in ‘ON’ position; In all other conditions, TV is ‘OFF’.
  • 6. SOL:- • Step I :- The TV is connected with 3 switches; thus there are three inputs to TV, represented by variables say A, B and C. The o/p of TV is represented by variable say, F.
  • 7. Step 2:- 0 → switch off 1 → switch on TV SWITCHES  INPUTS OUTPUT A B C F 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 1 1 1 1 1
  • 8. • Step 3:- In general, in simplifying boolean functions upto four variables, the best method is K-map technique. Thus, using a 3 variable K-map, we can simplify the function obtained in step 2 F = AB+AC+BC
  • 9. • Step 4:- For implementation we need three ‘AND’ gates and one ‘OR’ gate as shown in Fig.
  • 10. ARITHMATIC CIRCUITS • The logic circuits which are used for performing the digital arithmatic operations such as addition, subtraction, multiplication and division are called ‘arithmatic circuits’.
  • 11. HALF ADDER Step1:- It has two inputs A and B. that are two 1-bit members, and two output sum (S) and carry (C) produced by addition of two bits Figure: Half adder
  • 12. • Step 2:- Truth Table for Half Adder
  • 13. • Step 3:- Using a two variable k-map, separately for both outputs S and C.
  • 14. • Step 4:- Logical Implementation (i) Using Basic gates
  • 16. FULL ADDER • Full adder is a combinational circuit that performs the addition of three binary digits Step 1:- It has three inputs A, B and C and two outputs S and C0 produced by addition of three input bits.
  • 17. Step 2:- Truth Table for the full adder
  • 18. Step 3:- Using a three variable map for both outputs.
  • 19. • Step 4:- Logical Implementation (i) Using Basic Gates
  • 20. • A full adder can also be implemented using two half adders The sum part is
  • 21. • The carry part is
  • 24. Applications of full adder circuit:- • ALU in computers and varieties of calculators • Different IC and microprocessor chips in PC n laptops • Ripple counter • Important tool in DSP(digital signal processing)
  • 25. HALF SUBTRACTOR Step 1:- The half subtractor is a combinational circuit which is used to perform the subtraction of two bits.
  • 26. Step 2:- Truth Table • The difference output is 0 if A = B and 1 if A ≠ B; the borrow output is 1 whenever A < B. If A < B, the subtraction is done by borrowing 1 from the next higher order bit.
  • 27. Step 3:- Using a two variable map, for outputs D and B.
  • 28. Step 4:- Logical Implementation shown in Figures (a) Using Basic gates
  • 30. FULL SUBTRACTOR Step 1:- Full subtractor is a combinational circuit that performs the subtraction of three binary digits.
  • 31. Step 2:- Truth Table INPUTS OUTPUTS A B C DIFFERENCE D BORROW B0 0 0 0 0 0 0 0 1 1 1 0 1 0 1 1 0 1 1 0 1 1 0 0 1 0 1 0 1 0 0 1 1 0 0 0 1 1 1 1 1
  • 32. Step 3:- Using a three variable map for both outputs.
  • 33. Step 4:- Logical implementation (i) Using logic symbols DO EXERCISE AND DRAW THE CIRCUIT
  • 34. • A ‘full subtractor’ can also be implemented using two ‘half subtractors’ and an ‘OR’ gate as shwon in Fig. • The Difference
  • 37. • Block Diagram Representation of a full subtractor using two half subtractors
  • 39. 4 BIT BINARY SUBTRACTOR
  • 41. Alternate diagram for adder-subtractor
  • 42. • In the above figure the addition and subtraction operations are combined into one circuit with one common binary adder. • This is done by including an XOR gate with each full-adder. • The mode input M controls the operation.  When M=0, the circuit is an adder. When M=1, the circuit becomes a subtractor. • Each XOR gate receives input M and one of the inputs of B. • When M=0, we have B0=B. • The full-adder receives the value of B, the input carry is 0 and the circuit performs A+B. • When M=1, we have B1= B’ and C1=1. the B inputs are complemented and a 1 is added through the input carry. • The circuit performs the operation A plus the 2’s complement of B.

Editor's Notes

  • #15: Half adder using xor logic gate