SlideShare a Scribd company logo
FIELD PROGRAMMABLE GATE
ARRAYS
BY
GOPIREDDY BHARADWAJAREDDY
PONDICHERRY UNIVERSITY
CONTENTS
What are FPGAs?
Families of FPGA
Basic architecture of FPGA
Programmability
Xilinx specifications
Fpga generic design flow
Introduction to xilinx ISE
Xilinx devolepment flow
What are FPGAs?
Fpgas are field programmable gate arrays.
Basically they are integrated circuits(ICs).
They are configurable(programmable).
What are programmable in FPGAs?
 Logic blocks
 Interconnects
why the term field programmable?
 Modifying device function in lab or at the site
where device is installed
Why FPGAs?
Inexpensive, easy realisation of logic networks in
hardware
Hardware of FPGAs contains:
• Plds
• Logic gates
• Ram
• Layout of a unit is reapeated in matrix form
• User configure
• Function of each logic block
• IOB
• Interconnections
Families of FPGAs
Xilinx
Actel
Altera
What was difference between the above three
FPGAs families?
• Physical means for implementing
programmabilty.
• Interconnection among arrangments.
• Basic functionality of logic blocks.
Basic architecture of an FPGA
Logical block of an FPGA
Programmibility
Three programming methods:
SRAM based programming:
which is used by xilinx and altera based
fpgas.
Antifuse technology:
which is used by actel,quick logic based
technology.
EPROM/EEPROM:
S-Ram based programming
Fpga connections:
• Pass transistors
• Transmission gates
• Multipliers
Making or breaking cross point connections
Define function of logic blocks
How an SRAM is programmed?
There are two pins i.e; input/output
configurable pins which are used to program
When we implement a logic into fpga it is
converted into bit files which was stored
serially(as a single shift register) from input to
output.
programability
• Interconnect lines are pre-laid
vertically and horizontally.
• Programmable switches connects
the lines to input/output of
logic blocks.
• A switch matrix is a set of multi-
plexers where an incoming line con-
nected to any outgoing line.
Antifuse technology
• It is a one time programming
Antifuse:links in configurable paths
 In an unprogrammed state it acts as like a high
impedance
Xilinx specifications
Xilinx provides many FPGAs that differ in complexity
which is based in number of configurable logical
blocks.
There are two types of fpgas
1)Virtex II based FPGA
2)Spartan 3E based FPGA
Although they differ in complexity,all FPGAs
contains similar structure like,
CLBs:configurable logic blocks
IOBSs:input/output blocks
PI:programmable interconnects
Ram blocks
Buffers etc.;
Virtex II
1)CLBs: These block is divided into two slices
• For each slice there will be two 4-input
function generator.
• Carry logic
• Two storage elements.
• Each function generator output drives CLB
output + D input of flipflop
• Logic combines function generator to provide
functions of five or six inputs
Virtex slice
IOBs
The IOBs appears as a storage elements that
acts as either D-ff or Latches.
Ther are certain modes in which IOBs work
1)Snchronous set/reset.
2)Asynchronous preset/clear.
Each IOB can be programmed into
1)Input path: In this the Buffer routes input
signal directly to core or via D-ff.
2)Output path:In this Buffer routes output signal
directly from core or via D-ff.
RAM Blocks
Blocks of RAMs are organized in columns.
Why ram?
• To store any intermediate data in an
application.
Programmable routing
How this programmable routing takes place?
• Adajacent to each CLB stands a General
Routing Matrix(GRM).
• GRM is nothing but switch matrix which get
resources from CLBs,RAM,Multipliers.
Arithmetic resources in xilinx FPGAs
• Some arithmetic resources like
adders,counters,multipliers are required
because special circuitry to speed up
arithmetic operations.
• Dedicated carry logic/xor
Where do FPGA lies?
FPGA Generic Design Flow
First step is the Design entry
• That means we create design using Schematic
or HDL.
Second step is to implementation of the
design
It undergoes three steps
• Partitioning
• Place
• Routing
Third step is the Verification
• Uses simulator to check functionality
Introduction to XILINX ISE
ISE (Integrated Software Environment) is a
tool provided by xilinx to configure FPGA.
ISE is an integrated collection of tools
accessible to GUI
It means it brings all tools to one place.
Eg:XST,PACE,core gen.,constraint editor,Impact
Xilinx development flow
1) Design entry
What we provide to ISE tool?
• We provide verilog(.v) or vhdl(.vhd) or
schematic(.sch) file.
2) Synthesis
• We uses xst which is xilinx synthesis tool and it
produces a netlist file starting from an
hdl/schematic description.
It means we convert .v,.vhd,.sch to .ngc
3) Translate: Done by NGD Build tool
It reads all input design netlists and then
writes the results into a single merged file that
describes logic and constraints.
It converts .ngc to .ngd
NGD:Native Generic Database
A NGD file describes the logic design reduced
to xilinx primitives.
4) MAPPING:
• Maps the logic on device cmponents.
• Takes the netlist and group the logical
elements into CLBs and IOBs
• Generates NCD and PCF.
NCD:Native Circuit Description File
Gives information about the physical circuit
description of input design as applied to a specific
device.
PCF:physical constraints file
Contains information about physical constraints
5)Place and route:
• Determines the placement of cells and the
routing between the cells.
6)Bit stream generation:
• A Bit stream is a stream of data that contains the
location information for logic on a device.
7)configuration/programming:
• Programming a bit file into fpga using JTAG port.
There are some other tools that are used by xilinx ISE:
o HDL compiler which uses XST tool to compile given
input.
o For simulation xilinx ISEsim,modelsim are used.
o Core generator and architecture wizard.
o Pinout and area constraint editor uses PACEtool to
maka a constraint for a given circuit.
o Implementation is done by using Translate/Map/Par.
o Device configuration is done by Impact tool.
FURTHER DISCUSSION
APPLICATIONS OF FPGA.
THANK YOU

More Related Content

PPTX
Introduction to FPGAs
Sudhanshu Janwadkar
 
PPT
Fpga(field programmable gate array)
Iffat Anjum
 
PPT
FPGA
subin mathew
 
PPTX
Seminar on field programmable gate array
Saransh Choudhary
 
PPT
ASIC VS FPGA.ppt
gopakumar885691
 
PPTX
Design options for digital systems
dennis gookyi
 
PPT
FPGA
Abhilash Nair
 
Introduction to FPGAs
Sudhanshu Janwadkar
 
Fpga(field programmable gate array)
Iffat Anjum
 
Seminar on field programmable gate array
Saransh Choudhary
 
ASIC VS FPGA.ppt
gopakumar885691
 
Design options for digital systems
dennis gookyi
 

What's hot (20)

PPTX
FPGA
Syed Saeed
 
PDF
Unit VI CPLD-FPGA Architecture
Principal,Guru Nanak Institute of Technology, Nagpur
 
PPTX
4.FPGA for dummies: Design Flow
Maurizio Donna
 
PPTX
PLDs
VisualBee.com
 
PPTX
Field programable gate array
Neha Agarwal
 
PPTX
Fpga architectures and applications
Sudhanshu Janwadkar
 
PPT
Fundamentals of FPGA
velamakuri
 
PPTX
Vlsi Synthesis
SIVA NAGENDRA REDDY
 
PPTX
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Mostafa Khamis
 
PPTX
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
elprocus
 
PDF
System On Chip
Dr. A. B. Shinde
 
PDF
Overview of digital design with Verilog HDL
anand hd
 
PPT
Programmable Logic Devices Plds
Gaditek
 
PDF
Fpga & VHDL
Francesco De Canio
 
PPTX
ASIC Design Flow | Physical Design | VLSI
Jayant Suthar
 
PPTX
Asic design flow
yogeshwaran k
 
PPTX
vlsi design summer training ppt
Bhagwan Lal Teli
 
PPTX
TMS320C5x
DeekshithaReddy23
 
PDF
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Revathi Subramaniam
 
PPTX
Comparison between the FPGA vs CPLD
Gowri Kishore
 
4.FPGA for dummies: Design Flow
Maurizio Donna
 
Field programable gate array
Neha Agarwal
 
Fpga architectures and applications
Sudhanshu Janwadkar
 
Fundamentals of FPGA
velamakuri
 
Vlsi Synthesis
SIVA NAGENDRA REDDY
 
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Mostafa Khamis
 
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
elprocus
 
System On Chip
Dr. A. B. Shinde
 
Overview of digital design with Verilog HDL
anand hd
 
Programmable Logic Devices Plds
Gaditek
 
Fpga & VHDL
Francesco De Canio
 
ASIC Design Flow | Physical Design | VLSI
Jayant Suthar
 
Asic design flow
yogeshwaran k
 
vlsi design summer training ppt
Bhagwan Lal Teli
 
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Revathi Subramaniam
 
Comparison between the FPGA vs CPLD
Gowri Kishore
 
Ad

Viewers also liked (10)

PPTX
Dlc{binary to gray code conversion} ppt
Tanish Gupta
 
PPTX
Binary to grey code conversion
Sunny
 
PPT
VHDL
Ramasubbu .P
 
PDF
23 gray codes
Ari Ramos Cabrera
 
PDF
VHDL CODE
Veer Singh shakya
 
PPT
Shift Registers
Abhilash Nair
 
PDF
Programs of VHDL
Rkrishna Mishra
 
PPT
BCD,GRAY and EXCESS 3 codes
student
 
PPT
Counters
Abhilash Nair
 
PDF
Introduction to FPGA, VHDL
Amr Rashed
 
Dlc{binary to gray code conversion} ppt
Tanish Gupta
 
Binary to grey code conversion
Sunny
 
23 gray codes
Ari Ramos Cabrera
 
VHDL CODE
Veer Singh shakya
 
Shift Registers
Abhilash Nair
 
Programs of VHDL
Rkrishna Mishra
 
BCD,GRAY and EXCESS 3 codes
student
 
Counters
Abhilash Nair
 
Introduction to FPGA, VHDL
Amr Rashed
 
Ad

Similar to Fpga (20)

PDF
FPGA In a Nutshell
Somnath Mazumdar
 
PPTX
UNIT 5 FPGA DESIGN r16.pptx UNIT 5 FPGA DESIGN r16.pptx
Eswar610868
 
DOCX
FPGA in outer space seminar report
rahul kumar verma
 
PDF
FPGA Architecture and application
ADARSHJKALATHIL
 
PPTX
FPGA Introduction
Kamlesh Kumar
 
DOCX
Fpga lecture
Zhwan Rashid
 
PPT
Dr.D.RUKMANIDEVI PPT.ppt
RMDAcademicCoordinat
 
PDF
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
Professor at RYM Engineering College, Ballari
 
PPTX
integrated circuits in electrical engineering
vadlamudikavyasree
 
PDF
Field Programmable Gate Array: Building Blocks and Interconnections
Dr. Saravanakumar Umathurai
 
PPTX
Introduction to CPLD: Field Programmable Gate Array
ENAULHAQSHAIK
 
DOCX
Chapter 4
Sunil Kumar
 
PDF
Field programmable Gate Arrays Chapter 6.pdf
ffwwx10
 
PDF
Field Programmable Gate Arrays : Architecture
Usha Mehta
 
PPTX
fpga1 - What is.pptx
ssuser0de10a
 
RTF
4_BIT_ALU
Sohel Siddique
 
PPTX
VLSI design Dr B.jagadeesh UNIT-5.pptx
jagadeesh276791
 
PPT
FPGA-Architecture.ppt
Priya Tharsini
 
PPTX
Fpga optimus main_print
Sushant Burde
 
PDF
Programmable Hardware - An Overview
S Yousuf Imam
 
FPGA In a Nutshell
Somnath Mazumdar
 
UNIT 5 FPGA DESIGN r16.pptx UNIT 5 FPGA DESIGN r16.pptx
Eswar610868
 
FPGA in outer space seminar report
rahul kumar verma
 
FPGA Architecture and application
ADARSHJKALATHIL
 
FPGA Introduction
Kamlesh Kumar
 
Fpga lecture
Zhwan Rashid
 
Dr.D.RUKMANIDEVI PPT.ppt
RMDAcademicCoordinat
 
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
Professor at RYM Engineering College, Ballari
 
integrated circuits in electrical engineering
vadlamudikavyasree
 
Field Programmable Gate Array: Building Blocks and Interconnections
Dr. Saravanakumar Umathurai
 
Introduction to CPLD: Field Programmable Gate Array
ENAULHAQSHAIK
 
Chapter 4
Sunil Kumar
 
Field programmable Gate Arrays Chapter 6.pdf
ffwwx10
 
Field Programmable Gate Arrays : Architecture
Usha Mehta
 
fpga1 - What is.pptx
ssuser0de10a
 
4_BIT_ALU
Sohel Siddique
 
VLSI design Dr B.jagadeesh UNIT-5.pptx
jagadeesh276791
 
FPGA-Architecture.ppt
Priya Tharsini
 
Fpga optimus main_print
Sushant Burde
 
Programmable Hardware - An Overview
S Yousuf Imam
 

Recently uploaded (20)

PPTX
MULTI LEVEL DATA TRACKING USING COOJA.pptx
dollysharma12ab
 
PDF
Machine Learning All topics Covers In This Single Slides
AmritTiwari19
 
PDF
Cryptography and Information :Security Fundamentals
Dr. Madhuri Jawale
 
PDF
EVS+PRESENTATIONS EVS+PRESENTATIONS like
saiyedaqib429
 
PPTX
Information Retrieval and Extraction - Module 7
premSankar19
 
PDF
Advanced LangChain & RAG: Building a Financial AI Assistant with Real-Time Data
Soufiane Sejjari
 
PPTX
Inventory management chapter in automation and robotics.
atisht0104
 
PDF
Natural_Language_processing_Unit_I_notes.pdf
sanguleumeshit
 
PPTX
quantum computing transition from classical mechanics.pptx
gvlbcy
 
PDF
FLEX-LNG-Company-Presentation-Nov-2017.pdf
jbloggzs
 
PPTX
business incubation centre aaaaaaaaaaaaaa
hodeeesite4
 
PDF
Zero Carbon Building Performance standard
BassemOsman1
 
PDF
Unit I Part II.pdf : Security Fundamentals
Dr. Madhuri Jawale
 
DOCX
SAR - EEEfdfdsdasdsdasdasdasdasdasdasdasda.docx
Kanimozhi676285
 
PDF
STUDY OF NOVEL CHANNEL MATERIALS USING III-V COMPOUNDS WITH VARIOUS GATE DIEL...
ijoejnl
 
PDF
67243-Cooling and Heating & Calculation.pdf
DHAKA POLYTECHNIC
 
PPT
Understanding the Key Components and Parts of a Drone System.ppt
Siva Reddy
 
PPTX
MSME 4.0 Template idea hackathon pdf to understand
alaudeenaarish
 
PDF
AI-Driven IoT-Enabled UAV Inspection Framework for Predictive Maintenance and...
ijcncjournal019
 
PDF
Biodegradable Plastics: Innovations and Market Potential (www.kiu.ac.ug)
publication11
 
MULTI LEVEL DATA TRACKING USING COOJA.pptx
dollysharma12ab
 
Machine Learning All topics Covers In This Single Slides
AmritTiwari19
 
Cryptography and Information :Security Fundamentals
Dr. Madhuri Jawale
 
EVS+PRESENTATIONS EVS+PRESENTATIONS like
saiyedaqib429
 
Information Retrieval and Extraction - Module 7
premSankar19
 
Advanced LangChain & RAG: Building a Financial AI Assistant with Real-Time Data
Soufiane Sejjari
 
Inventory management chapter in automation and robotics.
atisht0104
 
Natural_Language_processing_Unit_I_notes.pdf
sanguleumeshit
 
quantum computing transition from classical mechanics.pptx
gvlbcy
 
FLEX-LNG-Company-Presentation-Nov-2017.pdf
jbloggzs
 
business incubation centre aaaaaaaaaaaaaa
hodeeesite4
 
Zero Carbon Building Performance standard
BassemOsman1
 
Unit I Part II.pdf : Security Fundamentals
Dr. Madhuri Jawale
 
SAR - EEEfdfdsdasdsdasdasdasdasdasdasdasda.docx
Kanimozhi676285
 
STUDY OF NOVEL CHANNEL MATERIALS USING III-V COMPOUNDS WITH VARIOUS GATE DIEL...
ijoejnl
 
67243-Cooling and Heating & Calculation.pdf
DHAKA POLYTECHNIC
 
Understanding the Key Components and Parts of a Drone System.ppt
Siva Reddy
 
MSME 4.0 Template idea hackathon pdf to understand
alaudeenaarish
 
AI-Driven IoT-Enabled UAV Inspection Framework for Predictive Maintenance and...
ijcncjournal019
 
Biodegradable Plastics: Innovations and Market Potential (www.kiu.ac.ug)
publication11
 

Fpga

  • 1. FIELD PROGRAMMABLE GATE ARRAYS BY GOPIREDDY BHARADWAJAREDDY PONDICHERRY UNIVERSITY
  • 2. CONTENTS What are FPGAs? Families of FPGA Basic architecture of FPGA Programmability Xilinx specifications Fpga generic design flow Introduction to xilinx ISE Xilinx devolepment flow
  • 3. What are FPGAs? Fpgas are field programmable gate arrays. Basically they are integrated circuits(ICs). They are configurable(programmable). What are programmable in FPGAs?  Logic blocks  Interconnects why the term field programmable?  Modifying device function in lab or at the site where device is installed
  • 4. Why FPGAs? Inexpensive, easy realisation of logic networks in hardware Hardware of FPGAs contains: • Plds • Logic gates • Ram • Layout of a unit is reapeated in matrix form • User configure • Function of each logic block • IOB • Interconnections
  • 5. Families of FPGAs Xilinx Actel Altera What was difference between the above three FPGAs families? • Physical means for implementing programmabilty. • Interconnection among arrangments. • Basic functionality of logic blocks.
  • 8. Programmibility Three programming methods: SRAM based programming: which is used by xilinx and altera based fpgas. Antifuse technology: which is used by actel,quick logic based technology. EPROM/EEPROM:
  • 9. S-Ram based programming Fpga connections: • Pass transistors • Transmission gates • Multipliers Making or breaking cross point connections Define function of logic blocks
  • 10. How an SRAM is programmed? There are two pins i.e; input/output configurable pins which are used to program When we implement a logic into fpga it is converted into bit files which was stored serially(as a single shift register) from input to output.
  • 11. programability • Interconnect lines are pre-laid vertically and horizontally. • Programmable switches connects the lines to input/output of logic blocks. • A switch matrix is a set of multi- plexers where an incoming line con- nected to any outgoing line.
  • 12. Antifuse technology • It is a one time programming Antifuse:links in configurable paths  In an unprogrammed state it acts as like a high impedance
  • 13. Xilinx specifications Xilinx provides many FPGAs that differ in complexity which is based in number of configurable logical blocks. There are two types of fpgas 1)Virtex II based FPGA 2)Spartan 3E based FPGA Although they differ in complexity,all FPGAs contains similar structure like, CLBs:configurable logic blocks IOBSs:input/output blocks PI:programmable interconnects Ram blocks Buffers etc.;
  • 15. 1)CLBs: These block is divided into two slices • For each slice there will be two 4-input function generator. • Carry logic • Two storage elements. • Each function generator output drives CLB output + D input of flipflop • Logic combines function generator to provide functions of five or six inputs
  • 17. IOBs The IOBs appears as a storage elements that acts as either D-ff or Latches. Ther are certain modes in which IOBs work 1)Snchronous set/reset. 2)Asynchronous preset/clear. Each IOB can be programmed into 1)Input path: In this the Buffer routes input signal directly to core or via D-ff. 2)Output path:In this Buffer routes output signal directly from core or via D-ff.
  • 18. RAM Blocks Blocks of RAMs are organized in columns. Why ram? • To store any intermediate data in an application. Programmable routing How this programmable routing takes place? • Adajacent to each CLB stands a General Routing Matrix(GRM). • GRM is nothing but switch matrix which get resources from CLBs,RAM,Multipliers.
  • 19. Arithmetic resources in xilinx FPGAs • Some arithmetic resources like adders,counters,multipliers are required because special circuitry to speed up arithmetic operations. • Dedicated carry logic/xor
  • 20. Where do FPGA lies?
  • 21. FPGA Generic Design Flow First step is the Design entry • That means we create design using Schematic or HDL. Second step is to implementation of the design It undergoes three steps • Partitioning • Place • Routing Third step is the Verification • Uses simulator to check functionality
  • 22. Introduction to XILINX ISE ISE (Integrated Software Environment) is a tool provided by xilinx to configure FPGA. ISE is an integrated collection of tools accessible to GUI It means it brings all tools to one place. Eg:XST,PACE,core gen.,constraint editor,Impact
  • 23. Xilinx development flow 1) Design entry What we provide to ISE tool? • We provide verilog(.v) or vhdl(.vhd) or schematic(.sch) file. 2) Synthesis • We uses xst which is xilinx synthesis tool and it produces a netlist file starting from an hdl/schematic description. It means we convert .v,.vhd,.sch to .ngc
  • 24. 3) Translate: Done by NGD Build tool It reads all input design netlists and then writes the results into a single merged file that describes logic and constraints. It converts .ngc to .ngd NGD:Native Generic Database A NGD file describes the logic design reduced to xilinx primitives. 4) MAPPING: • Maps the logic on device cmponents. • Takes the netlist and group the logical elements into CLBs and IOBs • Generates NCD and PCF.
  • 25. NCD:Native Circuit Description File Gives information about the physical circuit description of input design as applied to a specific device. PCF:physical constraints file Contains information about physical constraints 5)Place and route: • Determines the placement of cells and the routing between the cells. 6)Bit stream generation: • A Bit stream is a stream of data that contains the location information for logic on a device.
  • 26. 7)configuration/programming: • Programming a bit file into fpga using JTAG port. There are some other tools that are used by xilinx ISE: o HDL compiler which uses XST tool to compile given input. o For simulation xilinx ISEsim,modelsim are used. o Core generator and architecture wizard. o Pinout and area constraint editor uses PACEtool to maka a constraint for a given circuit. o Implementation is done by using Translate/Map/Par. o Device configuration is done by Impact tool.