SlideShare a Scribd company logo
3
Most read
5
Most read
9
Most read
U . S A I R A H U L
HALF- ADDER &
HALF- SUBTRACTOR
USING
4: 1 MULTIPLEXER
COMBINATIONAL CIRCUIT
• Combinational circuit is a circuit in which we combine the different
gates in the circuit for example encoder, decoder, multiplexer and
demultiplexer.
• Combinational circuit consists of logic gates whose outputs depend
on the present inputs.
HALF ADDER
• Half adder is a combinational logic circuit with two inputs and two
outputs. The half adder circuit is designed to add two single bit
binary numbers A and B.
• It is the basic building block for addition of two single bit numbers.
This circuit has two outputs carry and sum.
HALF SUBTRACTOR
• Half subtractor is a combination circuit with two inputs
and two outputs (difference and borrow).
• It produces the difference between the two binary bits at
the input and also produces a output (Borrow) to indicate
if a 1 has been borrowed. In the subtraction (A-B), A is
called as Minuend bit and B is called as Subtrahend bit.
TRUTHTABLE AND LOGIC CIRCUIT :
MULTIPLEXERS
• Multiplexer is a special type of combinational circuit. There are n-data
inputs, one output and m select inputs with 2m = n. It is a digital circuit
which selects one of the n data inputs and routes it to the output. The
selection of one of the n inputs is done by the selected inputs.
• Depending on the digital code applied at the selected inputs, one out of n
data sources is selected and transmitted to the single output Y.
• E is called the strobe or enable input which is useful for the cascading. It is
generally an active low terminal, that means it will perform the required
operation when it is low.
halfadder & halfsubtractor using 4:1 MUX
• Multiplexer come in multiple variations:
• 2 : 1 multiplexer
• 4 : 1 multiplexer
• 16 : 1 multiplexer
• 32 : 1 multiplexer
LOGIC DIAGRAM OF H.A & H.S USING 4:1
MUX :
MULTIPLEXER 𝑌 = 𝑆𝑜 𝑆1𝐴 + 𝑆𝑜𝑆1𝐵 + 𝑆𝑜𝑆1𝐶 + 𝑆𝑜𝑆1𝐷
SUM=A’B+AB’
CARRY=AB
DIFFERENCE=A’B+AB’
BORROW=AB’
CMOS LOGIC :
• In this project we use ,CMOS logic .
• CMOS circuits are constructed in such a way that all PMOS transistors must have either
an input from the voltage source or from another PMOS transistor. Similarly,
all NMOS transistors must have either an input from ground or from another NMOS
transistor.
• The composition of a PMOS transistor creates low resistance between its source and
drain contacts when a low gate voltage is applied and high resistance when a high gate
voltage is applied.
• On the other hand, the composition of an NMOS transistor creates high resistance
between source and drain when a low gate voltage is applied and low resistance when a
high gate voltage is applied.
ADVANTAGES & DISADVANTAGES OF
CMOS LOGIC:
• The outputs actively drive both ways i.e bidirectional capability
• Low output drive current
• CMOS logic takes very little power when held in a fixed state i.e low
power dissipation
• High input impedance.
• Can’t drive high capacitive loads
• Some circuits are not practicable
H.A AT TRANISTOR LEVEL :
H.S AT TRANSISTOR LEVEL :
CONCLUSION
• The output of combinational circuit at any instant of time, depends only
on the levels present at input terminals.In this project we are using two
level circuit .
• The combinational circuit do not use any memory. The previous state of
input does not have any effect on the present state of the circuit.
• They have no memory element.Hence there will be no time delay in the
output .
• The schematic of these ciruits are constructed and verified in DSCH
software tool .

More Related Content

PPTX
Ch 1 introduction to Embedded Systems (AY:2018-2019--> First Semester)
Moe Moe Myint
 
PPTX
Molecular Beam Epitaxy-MBE---ABU SYED KUET
A. S. M. Jannatul Islam
 
PPTX
Evaluation of computer performance
Prasenjit Dey
 
PPTX
Inheritance in JAVA PPT
Pooja Jaiswal
 
PDF
Sensors-and-Actuators-working principle and types of sensors
RameshBabu920476
 
PPT
Chapter 4 The Processor
guest4f73554
 
PDF
OOP Assignment 03.pdf
ARSLANMEHMOOD47
 
PPT
PROBABILITY AND PROBABILITY DISTRIBUTIONS.ppt
JimbertTingcang2
 
Ch 1 introduction to Embedded Systems (AY:2018-2019--> First Semester)
Moe Moe Myint
 
Molecular Beam Epitaxy-MBE---ABU SYED KUET
A. S. M. Jannatul Islam
 
Evaluation of computer performance
Prasenjit Dey
 
Inheritance in JAVA PPT
Pooja Jaiswal
 
Sensors-and-Actuators-working principle and types of sensors
RameshBabu920476
 
Chapter 4 The Processor
guest4f73554
 
OOP Assignment 03.pdf
ARSLANMEHMOOD47
 
PROBABILITY AND PROBABILITY DISTRIBUTIONS.ppt
JimbertTingcang2
 

What's hot (20)

PDF
Subtractor
Syed Saeed
 
PPTX
MULTIPLEXER
Siddhi Shrivas
 
PPTX
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
Saikiran Panjala
 
PPTX
Adder
anuppatel111
 
PPT
Verilog hdl
Muhammad Uzair Rasheed
 
DOCX
8085 interfacing with memory chips
Srikrishna Thota
 
PPTX
Basics of digital electronics
shalet kochumuttath Shaji
 
PDF
Verilog full adder in dataflow & gate level modelling style.
Omkar Rane
 
PDF
Verilog VHDL code Decoder and Encoder
Bharti Airtel Ltd.
 
PPTX
Race around and master slave flip flop
Shubham Singh
 
PPTX
Verilog HDL
Mantra VLSI
 
PPTX
Verilog operators.pptx
VandanaPagar1
 
PDF
Sequential circuits in Digital Electronics
Vinoth Loganathan
 
PDF
Binary multipliers
Syed Saeed
 
PPTX
Combinational Circuits & Sequential Circuits
gourav kottawar
 
PDF
Verilog lab manual (ECAD and VLSI Lab)
Dr. Swaminathan Kathirvel
 
PPTX
Real Life Application of Digital Electronics
Taslima Yasmin Tarin
 
PPTX
Parity Generator and Parity Checker
Jignesh Navdiya
 
DOCX
Programmable logic array
Huba Akhtar
 
PPT
Flip-Flop || Digital Electronics
Md Sadequl Islam
 
Subtractor
Syed Saeed
 
MULTIPLEXER
Siddhi Shrivas
 
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
Saikiran Panjala
 
Adder
anuppatel111
 
8085 interfacing with memory chips
Srikrishna Thota
 
Basics of digital electronics
shalet kochumuttath Shaji
 
Verilog full adder in dataflow & gate level modelling style.
Omkar Rane
 
Verilog VHDL code Decoder and Encoder
Bharti Airtel Ltd.
 
Race around and master slave flip flop
Shubham Singh
 
Verilog HDL
Mantra VLSI
 
Verilog operators.pptx
VandanaPagar1
 
Sequential circuits in Digital Electronics
Vinoth Loganathan
 
Binary multipliers
Syed Saeed
 
Combinational Circuits & Sequential Circuits
gourav kottawar
 
Verilog lab manual (ECAD and VLSI Lab)
Dr. Swaminathan Kathirvel
 
Real Life Application of Digital Electronics
Taslima Yasmin Tarin
 
Parity Generator and Parity Checker
Jignesh Navdiya
 
Programmable logic array
Huba Akhtar
 
Flip-Flop || Digital Electronics
Md Sadequl Islam
 
Ad

Similar to halfadder & halfsubtractor using 4:1 MUX (20)

PPTX
Combinational circuits
DrSonali Vyas
 
PPTX
Combinational_Logic_Circuit for Digital Logic
imran989416
 
PPT
Combinational circuits r011
arunachalamr16
 
PPTX
Combinational circuit
Satya P. Joshi
 
PPTX
LOGIC DECODERS and MULTI.pptx
HazardRhenz1
 
PPTX
Combinational Circuits.pptx
AshokRachapalli1
 
PPT
amplifiers
Yasir Hashmi
 
PPTX
Combinational circuit
sabina deshar
 
PPTX
Combinational circuit
SIVALAKSHMIPANNEERSE
 
PDF
Fundamentals of Electrons - Latches FlipFlop
AryanMehra32
 
PPTX
UNIT 2nnb djdjnesisknssjksnddnbdhdnd.pptx
n2hemanthkumar
 
PPTX
UNIVERSAL PROPERTY.pptx
GaganaP13
 
PPTX
B.sc cs-ii-u-1.4 digital logic circuits, digital component
Rai University
 
PPTX
Combinational MOS Logic Design (Combinational Metal oxide semiconductor logic...
AmitKumar571646
 
PPTX
Module 1 of VLSI Design and Testing.pptx
narayanakiran2
 
PPTX
Unit no. 5 cmos logic design
swagatkarve
 
PPTX
Bca 2nd sem-u-1.4 digital logic circuits, digital component
Rai University
 
PDF
Combinational circuits
Nabarun Chakraborty
 
Combinational circuits
DrSonali Vyas
 
Combinational_Logic_Circuit for Digital Logic
imran989416
 
Combinational circuits r011
arunachalamr16
 
Combinational circuit
Satya P. Joshi
 
LOGIC DECODERS and MULTI.pptx
HazardRhenz1
 
Combinational Circuits.pptx
AshokRachapalli1
 
amplifiers
Yasir Hashmi
 
Combinational circuit
sabina deshar
 
Combinational circuit
SIVALAKSHMIPANNEERSE
 
Fundamentals of Electrons - Latches FlipFlop
AryanMehra32
 
UNIT 2nnb djdjnesisknssjksnddnbdhdnd.pptx
n2hemanthkumar
 
UNIVERSAL PROPERTY.pptx
GaganaP13
 
B.sc cs-ii-u-1.4 digital logic circuits, digital component
Rai University
 
Combinational MOS Logic Design (Combinational Metal oxide semiconductor logic...
AmitKumar571646
 
Module 1 of VLSI Design and Testing.pptx
narayanakiran2
 
Unit no. 5 cmos logic design
swagatkarve
 
Bca 2nd sem-u-1.4 digital logic circuits, digital component
Rai University
 
Combinational circuits
Nabarun Chakraborty
 
Ad

Recently uploaded (20)

PDF
Zero carbon Building Design Guidelines V4
BassemOsman1
 
PPTX
22PCOAM21 Session 2 Understanding Data Source.pptx
Guru Nanak Technical Institutions
 
PPTX
Online Cab Booking and Management System.pptx
diptipaneri80
 
PDF
Construction of a Thermal Vacuum Chamber for Environment Test of Triple CubeS...
2208441
 
PDF
CAD-CAM U-1 Combined Notes_57761226_2025_04_22_14_40.pdf
shailendrapratap2002
 
PDF
Packaging Tips for Stainless Steel Tubes and Pipes
heavymetalsandtubes
 
PDF
Advanced LangChain & RAG: Building a Financial AI Assistant with Real-Time Data
Soufiane Sejjari
 
PDF
67243-Cooling and Heating & Calculation.pdf
DHAKA POLYTECHNIC
 
PDF
20ME702-Mechatronics-UNIT-1,UNIT-2,UNIT-3,UNIT-4,UNIT-5, 2025-2026
Mohanumar S
 
PDF
67243-Cooling and Heating & Calculation.pdf
DHAKA POLYTECHNIC
 
PPTX
Inventory management chapter in automation and robotics.
atisht0104
 
PPTX
Module2 Data Base Design- ER and NF.pptx
gomathisankariv2
 
PDF
Biodegradable Plastics: Innovations and Market Potential (www.kiu.ac.ug)
publication11
 
PDF
EVS+PRESENTATIONS EVS+PRESENTATIONS like
saiyedaqib429
 
PPTX
MULTI LEVEL DATA TRACKING USING COOJA.pptx
dollysharma12ab
 
PDF
The Effect of Artifact Removal from EEG Signals on the Detection of Epileptic...
Partho Prosad
 
PPTX
Tunnel Ventilation System in Kanpur Metro
220105053
 
PDF
Zero Carbon Building Performance standard
BassemOsman1
 
PDF
top-5-use-cases-for-splunk-security-analytics.pdf
yaghutialireza
 
PDF
2025 Laurence Sigler - Advancing Decision Support. Content Management Ecommer...
Francisco Javier Mora Serrano
 
Zero carbon Building Design Guidelines V4
BassemOsman1
 
22PCOAM21 Session 2 Understanding Data Source.pptx
Guru Nanak Technical Institutions
 
Online Cab Booking and Management System.pptx
diptipaneri80
 
Construction of a Thermal Vacuum Chamber for Environment Test of Triple CubeS...
2208441
 
CAD-CAM U-1 Combined Notes_57761226_2025_04_22_14_40.pdf
shailendrapratap2002
 
Packaging Tips for Stainless Steel Tubes and Pipes
heavymetalsandtubes
 
Advanced LangChain & RAG: Building a Financial AI Assistant with Real-Time Data
Soufiane Sejjari
 
67243-Cooling and Heating & Calculation.pdf
DHAKA POLYTECHNIC
 
20ME702-Mechatronics-UNIT-1,UNIT-2,UNIT-3,UNIT-4,UNIT-5, 2025-2026
Mohanumar S
 
67243-Cooling and Heating & Calculation.pdf
DHAKA POLYTECHNIC
 
Inventory management chapter in automation and robotics.
atisht0104
 
Module2 Data Base Design- ER and NF.pptx
gomathisankariv2
 
Biodegradable Plastics: Innovations and Market Potential (www.kiu.ac.ug)
publication11
 
EVS+PRESENTATIONS EVS+PRESENTATIONS like
saiyedaqib429
 
MULTI LEVEL DATA TRACKING USING COOJA.pptx
dollysharma12ab
 
The Effect of Artifact Removal from EEG Signals on the Detection of Epileptic...
Partho Prosad
 
Tunnel Ventilation System in Kanpur Metro
220105053
 
Zero Carbon Building Performance standard
BassemOsman1
 
top-5-use-cases-for-splunk-security-analytics.pdf
yaghutialireza
 
2025 Laurence Sigler - Advancing Decision Support. Content Management Ecommer...
Francisco Javier Mora Serrano
 

halfadder & halfsubtractor using 4:1 MUX

  • 1. U . S A I R A H U L HALF- ADDER & HALF- SUBTRACTOR USING 4: 1 MULTIPLEXER
  • 2. COMBINATIONAL CIRCUIT • Combinational circuit is a circuit in which we combine the different gates in the circuit for example encoder, decoder, multiplexer and demultiplexer. • Combinational circuit consists of logic gates whose outputs depend on the present inputs.
  • 3. HALF ADDER • Half adder is a combinational logic circuit with two inputs and two outputs. The half adder circuit is designed to add two single bit binary numbers A and B. • It is the basic building block for addition of two single bit numbers. This circuit has two outputs carry and sum.
  • 4. HALF SUBTRACTOR • Half subtractor is a combination circuit with two inputs and two outputs (difference and borrow). • It produces the difference between the two binary bits at the input and also produces a output (Borrow) to indicate if a 1 has been borrowed. In the subtraction (A-B), A is called as Minuend bit and B is called as Subtrahend bit.
  • 6. MULTIPLEXERS • Multiplexer is a special type of combinational circuit. There are n-data inputs, one output and m select inputs with 2m = n. It is a digital circuit which selects one of the n data inputs and routes it to the output. The selection of one of the n inputs is done by the selected inputs. • Depending on the digital code applied at the selected inputs, one out of n data sources is selected and transmitted to the single output Y. • E is called the strobe or enable input which is useful for the cascading. It is generally an active low terminal, that means it will perform the required operation when it is low.
  • 8. • Multiplexer come in multiple variations: • 2 : 1 multiplexer • 4 : 1 multiplexer • 16 : 1 multiplexer • 32 : 1 multiplexer
  • 9. LOGIC DIAGRAM OF H.A & H.S USING 4:1 MUX : MULTIPLEXER 𝑌 = 𝑆𝑜 𝑆1𝐴 + 𝑆𝑜𝑆1𝐵 + 𝑆𝑜𝑆1𝐶 + 𝑆𝑜𝑆1𝐷 SUM=A’B+AB’ CARRY=AB DIFFERENCE=A’B+AB’ BORROW=AB’
  • 10. CMOS LOGIC : • In this project we use ,CMOS logic . • CMOS circuits are constructed in such a way that all PMOS transistors must have either an input from the voltage source or from another PMOS transistor. Similarly, all NMOS transistors must have either an input from ground or from another NMOS transistor. • The composition of a PMOS transistor creates low resistance between its source and drain contacts when a low gate voltage is applied and high resistance when a high gate voltage is applied. • On the other hand, the composition of an NMOS transistor creates high resistance between source and drain when a low gate voltage is applied and low resistance when a high gate voltage is applied.
  • 11. ADVANTAGES & DISADVANTAGES OF CMOS LOGIC: • The outputs actively drive both ways i.e bidirectional capability • Low output drive current • CMOS logic takes very little power when held in a fixed state i.e low power dissipation • High input impedance. • Can’t drive high capacitive loads • Some circuits are not practicable
  • 12. H.A AT TRANISTOR LEVEL :
  • 13. H.S AT TRANSISTOR LEVEL :
  • 14. CONCLUSION • The output of combinational circuit at any instant of time, depends only on the levels present at input terminals.In this project we are using two level circuit . • The combinational circuit do not use any memory. The previous state of input does not have any effect on the present state of the circuit. • They have no memory element.Hence there will be no time delay in the output . • The schematic of these ciruits are constructed and verified in DSCH software tool .