SlideShare a Scribd company logo
2
Most read
6
Most read
9
Most read
Implementation of Quantum Gates
Presentation by
SHASHANK KUMAR
Defence Institute of Advance Technology, Pune
Supervisor
Dr. Anbuselvi M.
Associate Professor
Department of Electronics Engineering
Contents
• Objective
• Introduction
• Module/ Block diagram/ Project overview
• Proposed Solution
• Conclusion
• References
Objective
• To get explored with the concepts of Quantum
computing
• To gain knowledge on basic quantum circuits using
Qiskit
• To model various quantum gates with the basic of the
quantum circuits also making universal gate-NAND
in the Quantum circuit which will also shows the
reversible nature.
Introduction
• Quantum circuits are collections of quantum gates interconnected by
quantum wires. The actual structure of a quantum circuit, the
number and the types of gates, as well as the interconnection scheme
are dictated by the unitary transformation.
• A physical implementation of a qubit could use the two energy
levels of an atom. An excited state representing |1> and a ground
state representing |0>.
• A single qubit can be forced into a superposition of the two states
denoted by the addition of the state vectors:
|> =  |0> +  |1>
• Where  and  are complex numbers and | | + |  | = 1
BLOCH SPHERE
Quantum Gates
• One Qubit Gates are-
H gate, Pauli-X,Y,Z gates, Identity gates, square root of
NOT gate
• Two Qubit Gates are-
CNOT gate, Controlled Z gate, Controlled Phase gate, Swap
gate
• Three Qubit Gates are-
Toffeli gate, Controlled sq. Z gate, Controlled sq. Phase
gate, Controlled Swap
Single Qubit Gates
Implementation of quantum gates using verilog
Implementation of quantum gates using verilog
Fig: Multi Qubit gates
Project Module/Block diagram
Fig: Quantum circuit for NAND
 There are three main components in this quantum circuit-
1. Initialization and Reset
2. Quantum Gates
3. Measurements
Proposed Solution
With the help of quantum gates I will be designing
the classical gates.
Programming
• Design of reversible gates and various applications of it
using Verilog HDL with Xilinx ISE version 13.1, spartan 3
FPGA.
• Xilinx ISE is a software tool produced by Xilinx for
synthesis and analysis of HDL designs. This tool enables
the developer to synthesize their designs, perform time
analysis, examine RTL diagrams, design reactions to
different stimuli, and configure the target device with the
programmer.
Fig: Simulation of NAND gate performed on
Xilinx ISE Design Suit
Conclusion
Though in our description of quantum circuits we use
the concepts input and output registers of qubits, we
should be aware that physically, the input and the
output of a quantum circuit are not separated as their
classical counterparts are, this convention allows us to
describe the effect of unitary transformation carried
out by the circuit in a more coherent fashion.
References
• https://en.wikipedia.org/wiki/Quantum_computing
• https://www.bernardmarr.com/default.asp?contentID=1143
• https://www.livescience.com/65651-quantum-computers-get-scary-fast.html
• https://www.ibm.com/quantum-computing/learn/what-is-quantum-computing/
• https://www.youtube.com/watch?v=C6MLmESU9v0
• https://www.youtube.com/watch?v=V1Cx8wCZN_c
• https://en.wikipedia.org/wiki/Quantum_superposition
• https://becominghuman.ai/quantum-superposition-and-what-that-means-to-
quantum-computation-3fbb5a711b9a

More Related Content

What's hot (20)

PDF
Synchronous and asynchronous clock
Nallapati Anindra
 
PPTX
Rc delay modelling in vlsi
Dr. Vishal Sharma
 
PPTX
Verilog Tutorial - Verilog HDL Tutorial with Examples
E2MATRIX
 
PPTX
Placement in VLSI Design
Team-VLSI-ITMU
 
DOCX
Vlsi interview questions compilation
Rajesh M
 
PDF
Routing.pdf
Ahmed Abdelazeem
 
PDF
VHDL- gate level modelling
VandanaPagar1
 
PPT
Design challenges in physical design
Deiptii Das
 
PPTX
crosstalk minimisation using vlsi
subhradeep mitra
 
PPTX
Multi mode multi corner (mmmc)
shaik sharief
 
PDF
Static Time Analysis
Ahmed Abdelazeem
 
PPTX
2Overview of Primetime.pptx
ShivangPanara
 
PPTX
Logic synthesis,flootplan&placement
shaik sharief
 
PPTX
Ch 6 randomization
Team-VLSI-ITMU
 
PPTX
FULL CUSTOM, STANDARD CELLS - VLSI Design Styles.pptx
varunb2kill
 
PPTX
SOC Verification using SystemVerilog
Ramdas Mozhikunnath
 
PDF
prom,pld problems
Anish Gupta
 
PPTX
Vlsi physical design automation on partitioning
Sushil Kundu
 
PPTX
Computer Aided Design: Layout Compaction
Team-VLSI-ITMU
 
PPTX
Complete ASIC design flow - VLSI UNIVERSE
VLSIUNIVERSE
 
Synchronous and asynchronous clock
Nallapati Anindra
 
Rc delay modelling in vlsi
Dr. Vishal Sharma
 
Verilog Tutorial - Verilog HDL Tutorial with Examples
E2MATRIX
 
Placement in VLSI Design
Team-VLSI-ITMU
 
Vlsi interview questions compilation
Rajesh M
 
Routing.pdf
Ahmed Abdelazeem
 
VHDL- gate level modelling
VandanaPagar1
 
Design challenges in physical design
Deiptii Das
 
crosstalk minimisation using vlsi
subhradeep mitra
 
Multi mode multi corner (mmmc)
shaik sharief
 
Static Time Analysis
Ahmed Abdelazeem
 
2Overview of Primetime.pptx
ShivangPanara
 
Logic synthesis,flootplan&placement
shaik sharief
 
Ch 6 randomization
Team-VLSI-ITMU
 
FULL CUSTOM, STANDARD CELLS - VLSI Design Styles.pptx
varunb2kill
 
SOC Verification using SystemVerilog
Ramdas Mozhikunnath
 
prom,pld problems
Anish Gupta
 
Vlsi physical design automation on partitioning
Sushil Kundu
 
Computer Aided Design: Layout Compaction
Team-VLSI-ITMU
 
Complete ASIC design flow - VLSI UNIVERSE
VLSIUNIVERSE
 

Similar to Implementation of quantum gates using verilog (20)

PDF
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
VIT-AP University
 
PDF
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...
VIT-AP University
 
PDF
Optimal and Power Aware BIST for Delay Testing of System-On-Chip
IDES Editor
 
PDF
Design of -- Two phase non overlapping low frequency clock generator using Ca...
Prashantkumar R
 
PDF
Advanced VLSI MODULE 1. -21EC71.........
BobanMathews2
 
PPTX
L3-.pptx
asdq4
 
PPTX
Silicon to software share
Narendra Patel
 
PPTX
PREP_ASIC.pptx KS KKA SPNNDPS FK KMAKDK D
praneeshreddy3
 
PDF
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
VIT-AP University
 
PDF
A modular approach for testable conservative reversible multiplexer circuit f...
VIT-AP University
 
PPT
Ieee project reversible logic gates by_amit
Amith Bhonsle
 
PPT
Ieee project reversible logic gates by_amit
Amith Bhonsle
 
PDF
Ijciet 10 02_069
IAEME Publication
 
PDF
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
VIT-AP University
 
PPTX
An Ultra-Low Power Asynchronous-Logic
Hossam Hassan
 
PPTX
VLSI Logic synthesis (1).pptx %ighdhdhshsgsgshshshfghhhhj
jobaregay
 
PDF
E04503052056
ijceronline
 
PDF
A Survey Paper on Different Encoding Techniques Based on Quantum Computing
IRJET Journal
 
PDF
QGATE 0.3: QUANTUM CIRCUIT SIMULATOR
NVIDIA Japan
 
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
VIT-AP University
 
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...
VIT-AP University
 
Optimal and Power Aware BIST for Delay Testing of System-On-Chip
IDES Editor
 
Design of -- Two phase non overlapping low frequency clock generator using Ca...
Prashantkumar R
 
Advanced VLSI MODULE 1. -21EC71.........
BobanMathews2
 
L3-.pptx
asdq4
 
Silicon to software share
Narendra Patel
 
PREP_ASIC.pptx KS KKA SPNNDPS FK KMAKDK D
praneeshreddy3
 
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
VIT-AP University
 
A modular approach for testable conservative reversible multiplexer circuit f...
VIT-AP University
 
Ieee project reversible logic gates by_amit
Amith Bhonsle
 
Ieee project reversible logic gates by_amit
Amith Bhonsle
 
Ijciet 10 02_069
IAEME Publication
 
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
VIT-AP University
 
An Ultra-Low Power Asynchronous-Logic
Hossam Hassan
 
VLSI Logic synthesis (1).pptx %ighdhdhshsgsgshshshfghhhhj
jobaregay
 
E04503052056
ijceronline
 
A Survey Paper on Different Encoding Techniques Based on Quantum Computing
IRJET Journal
 
QGATE 0.3: QUANTUM CIRCUIT SIMULATOR
NVIDIA Japan
 
Ad

Recently uploaded (20)

PPTX
What is Shot Peening | Shot Peening is a Surface Treatment Process
Vibra Finish
 
PPTX
Shinkawa Proposal to meet Vibration API670.pptx
AchmadBashori2
 
PDF
Electrical Engineer operation Supervisor
ssaruntatapower143
 
PDF
Basic_Concepts_in_Clinical_Biochemistry_2018كيمياء_عملي.pdf
AdelLoin
 
PPTX
GitOps_Without_K8s_Training_detailed git repository
DanialHabibi2
 
PPTX
265587293-NFPA 101 Life safety code-PPT-1.pptx
chandermwason
 
PPTX
VITEEE 2026 Exam Details , Important Dates
SonaliSingh127098
 
PDF
Water Industry Process Automation & Control Monthly July 2025
Water Industry Process Automation & Control
 
PPTX
Solar Thermal Energy System Seminar.pptx
Gpc Purapuza
 
PPTX
Mechanical Design of shell and tube heat exchangers as per ASME Sec VIII Divi...
shahveer210504
 
PDF
Zilliz Cloud Demo for performance and scale
Zilliz
 
PPTX
Worm gear strength and wear calculation as per standard VB Bhandari Databook.
shahveer210504
 
PPTX
Damage of stability of a ship and how its change .pptx
ehamadulhaque
 
PPTX
fatigue in aircraft structures-221113192308-0ad6dc8c.pptx
aviatecofficial
 
PPTX
The Role of Information Technology in Environmental Protectio....pptx
nallamillisriram
 
PPT
Carmon_Remote Sensing GIS by Mahesh kumar
DhananjayM6
 
PPTX
Day2 B2 Best.pptx
helenjenefa1
 
PPTX
Lecture 1 Shell and Tube Heat exchanger-1.pptx
mailforillegalwork
 
PDF
AI TECHNIQUES FOR IDENTIFYING ALTERATIONS IN THE HUMAN GUT MICROBIOME IN MULT...
vidyalalltv1
 
PDF
Viol_Alessandro_Presentazione_prelaurea.pdf
dsecqyvhbowrzxshhf
 
What is Shot Peening | Shot Peening is a Surface Treatment Process
Vibra Finish
 
Shinkawa Proposal to meet Vibration API670.pptx
AchmadBashori2
 
Electrical Engineer operation Supervisor
ssaruntatapower143
 
Basic_Concepts_in_Clinical_Biochemistry_2018كيمياء_عملي.pdf
AdelLoin
 
GitOps_Without_K8s_Training_detailed git repository
DanialHabibi2
 
265587293-NFPA 101 Life safety code-PPT-1.pptx
chandermwason
 
VITEEE 2026 Exam Details , Important Dates
SonaliSingh127098
 
Water Industry Process Automation & Control Monthly July 2025
Water Industry Process Automation & Control
 
Solar Thermal Energy System Seminar.pptx
Gpc Purapuza
 
Mechanical Design of shell and tube heat exchangers as per ASME Sec VIII Divi...
shahveer210504
 
Zilliz Cloud Demo for performance and scale
Zilliz
 
Worm gear strength and wear calculation as per standard VB Bhandari Databook.
shahveer210504
 
Damage of stability of a ship and how its change .pptx
ehamadulhaque
 
fatigue in aircraft structures-221113192308-0ad6dc8c.pptx
aviatecofficial
 
The Role of Information Technology in Environmental Protectio....pptx
nallamillisriram
 
Carmon_Remote Sensing GIS by Mahesh kumar
DhananjayM6
 
Day2 B2 Best.pptx
helenjenefa1
 
Lecture 1 Shell and Tube Heat exchanger-1.pptx
mailforillegalwork
 
AI TECHNIQUES FOR IDENTIFYING ALTERATIONS IN THE HUMAN GUT MICROBIOME IN MULT...
vidyalalltv1
 
Viol_Alessandro_Presentazione_prelaurea.pdf
dsecqyvhbowrzxshhf
 
Ad

Implementation of quantum gates using verilog

  • 1. Implementation of Quantum Gates Presentation by SHASHANK KUMAR Defence Institute of Advance Technology, Pune Supervisor Dr. Anbuselvi M. Associate Professor Department of Electronics Engineering
  • 2. Contents • Objective • Introduction • Module/ Block diagram/ Project overview • Proposed Solution • Conclusion • References
  • 3. Objective • To get explored with the concepts of Quantum computing • To gain knowledge on basic quantum circuits using Qiskit • To model various quantum gates with the basic of the quantum circuits also making universal gate-NAND in the Quantum circuit which will also shows the reversible nature.
  • 4. Introduction • Quantum circuits are collections of quantum gates interconnected by quantum wires. The actual structure of a quantum circuit, the number and the types of gates, as well as the interconnection scheme are dictated by the unitary transformation. • A physical implementation of a qubit could use the two energy levels of an atom. An excited state representing |1> and a ground state representing |0>. • A single qubit can be forced into a superposition of the two states denoted by the addition of the state vectors: |> =  |0> +  |1> • Where  and  are complex numbers and | | + |  | = 1
  • 6. Quantum Gates • One Qubit Gates are- H gate, Pauli-X,Y,Z gates, Identity gates, square root of NOT gate • Two Qubit Gates are- CNOT gate, Controlled Z gate, Controlled Phase gate, Swap gate • Three Qubit Gates are- Toffeli gate, Controlled sq. Z gate, Controlled sq. Phase gate, Controlled Swap
  • 11. Project Module/Block diagram Fig: Quantum circuit for NAND  There are three main components in this quantum circuit- 1. Initialization and Reset 2. Quantum Gates 3. Measurements
  • 12. Proposed Solution With the help of quantum gates I will be designing the classical gates.
  • 13. Programming • Design of reversible gates and various applications of it using Verilog HDL with Xilinx ISE version 13.1, spartan 3 FPGA. • Xilinx ISE is a software tool produced by Xilinx for synthesis and analysis of HDL designs. This tool enables the developer to synthesize their designs, perform time analysis, examine RTL diagrams, design reactions to different stimuli, and configure the target device with the programmer.
  • 14. Fig: Simulation of NAND gate performed on Xilinx ISE Design Suit
  • 15. Conclusion Though in our description of quantum circuits we use the concepts input and output registers of qubits, we should be aware that physically, the input and the output of a quantum circuit are not separated as their classical counterparts are, this convention allows us to describe the effect of unitary transformation carried out by the circuit in a more coherent fashion.
  • 16. References • https://en.wikipedia.org/wiki/Quantum_computing • https://www.bernardmarr.com/default.asp?contentID=1143 • https://www.livescience.com/65651-quantum-computers-get-scary-fast.html • https://www.ibm.com/quantum-computing/learn/what-is-quantum-computing/ • https://www.youtube.com/watch?v=C6MLmESU9v0 • https://www.youtube.com/watch?v=V1Cx8wCZN_c • https://en.wikipedia.org/wiki/Quantum_superposition • https://becominghuman.ai/quantum-superposition-and-what-that-means-to- quantum-computation-3fbb5a711b9a