SlideShare a Scribd company logo
Prof. Pritesh N. Saxena
EC Department
SCET, SURAT
Introduction to Micro-controllers
Inside Embedded System
 Processor
 RAM, ROM
 Timer, Counter
 Operating System
 Write a C code as per requirement.
 Embedded System works as per the
codes written on it and not as per
hardware.
Embedded System Overview
Classification of Processor
 Based on bit size
 RISC or CISC
 Architecture
 ARM
 MIPS
 PowerPC
 X86
Basic Embedded System
 Basic Microcontroller
 8051, AVR, PIC, MSP430
 Advanced Microcontroller
 ARM, DSP
 RTOS
 Free RTOS, Linux, Symbian, Android
 Programming Language
 Assemble, C, C++, JAVA
ES in Automobile
 High end automobiles uses more than
100 microcontroller
 4 bit for seat belt
 8 bit for dash board device
 16/32 bit to control signals
RISC Architecture
 Fixed size registers
 Load and store architecture is used.
 Large register banks can be used for
any purpose
 Pipeline execution is possible
 Single cycle execution
System parameters as per your
System??
 Hardware
 Component Selection
 Circuit Simulation
 PCB Designing
 Testing and Verification
 Software
 RTOS
Development tools
GNU Tool Chain
 Assembler
 linker
 Compiler
 ARM IDE
 Debugger/ Simulator
 Interfacing Modules
 Pipelining
 Cache Memory
 Memory Organization
 Branch Prediction
 Virtual Memory
Introduction
to
ARM Processor
Brief History
 ARM (Advanced RISC Machine) Microprocessor was
based on the Berkeley/Stanford RISC concept
 Originally called Acorn RISC Machine because
developed by Acorn Computer in 1985
Features of ARM Processor
 32 bit processor
 Load and store architecture is used
 RISC instruction set is used
 Uniform and fixed length instructions
 Inbuilt circuit for debugging
RISC vs CISC
RISC CISC
Fixed size registers Variable length
Large register banks can be used
for any purpose
Registers have their assigned
tasks
Pipeline execution is possible Allowed up to certain level
Hardwired instruction decode logic Large microcode
Single cycle execution Many cycles were needed
ARM’s
Programmer model
Data Sizes and Instruction Sets
 When used in relation to the ARM
 Half word means 16 bits (two bytes)
 Word means 32 bits (four bytes)
 Double word means 64 bits (eight bytes)
 Most ARM implement two instruction sets
 32-bit ARM Instruction Set
 16-bit Thumb Instruction Se
Processor Modes
 The ARM has seven basic operating modes
 Each mode has access to own stack and a different
subset of registers
 Some operations can only be carried out in a
privileged mode
Modes of ARM
The ARM Register Set
The Program Counter (R15)
 When the processor is executing in ARM state:
 All instructions are 32 bits in length
 R14 is used as the subroutine link register (LR) and stores the return
address when Branch with Link operations are performed,
calculated from the PC.
 Thus to return from a linked branch
 MOV r15,r14
or
 MOV pc,lr
Embedded System
 15 general purpose 32 bit register
(r0-r14)
 R15 is used as PC
 R14 is used as lr or linker register
 CPSR – Current Program Status
Register
CPSR Format
Bit 0-4 is used for mode selection
Bit 5 is used for Thumb instruction set
Bit 6-7 is used for Interrupt handling
N: Negative
Z: Zero
C: Carry
V: Overflow
Logical Instruction Arithmetic Instruction
Flag
Negative No meaning Bit 31 of the result has been set
(N=‘1’) Indicates a negative number in
signed operations
Zero Result is all zeroes Result of operation was zero
(Z=‘1’)
Carry After Shift operation Result was greater than 32 bits
(C=‘1’) ‘1’ was left in carry flag
oVerflow No meaning Result was greater than 31 bits
(V=‘1’) Indicates a possible corruption of
the sign bit in signed
numbers
Condition Flags
Mode selection

More Related Content

Similar to Introduction to ARM7 micro Processor.pdf (20)

PPT
ARM Micro-controller
Ravikumar Tiwari
 
PPT
The ARM Architecture: ARM : ARM Architecture
sreea4
 
PPT
arm-intro.ppt
MostafaParvin1
 
PDF
Unit II Arm7 Thumb Instruction
Dr. Pankaj Zope
 
PDF
Unit ii arm7 thumb
Dr. Pankaj Zope
 
PPTX
Arm architecture
MinYeop Na
 
PPT
arm_3.ppt
MostafaParvin1
 
PPT
LPC 2148 Instructions Set.ppt
ProfBadariNathK
 
PDF
ARM 7 and 9 Core Architecture Illustration
Jason J Pulikkottil
 
PPTX
Arm cortex-m3 by-joe_bungo_arm
Prashant Ahire
 
PPT
Arm architecture
Pantech ProLabs India Pvt Ltd
 
PPT
armcores introduction to arm provessor.ppt
PawanBharadwaj2
 
PPT
arm 7 microprocessor architecture ans pin diagram.ppt
manikandan970975
 
PPTX
Lecture8
misgina Mengesha
 
PPTX
Unit vi (1)
Siva Nageswararao
 
PPTX
ARM Architecture and Instruction set.pptx
gsingh20be20
 
PPT
ARM-Introduction, registers and processor states.ppt
ECEHITS
 
PPT
ARM.ppt
MostafaParvin1
 
PPTX
Unit vi (2)
Siva Nageswararao
 
ARM Micro-controller
Ravikumar Tiwari
 
The ARM Architecture: ARM : ARM Architecture
sreea4
 
arm-intro.ppt
MostafaParvin1
 
Unit II Arm7 Thumb Instruction
Dr. Pankaj Zope
 
Unit ii arm7 thumb
Dr. Pankaj Zope
 
Arm architecture
MinYeop Na
 
arm_3.ppt
MostafaParvin1
 
LPC 2148 Instructions Set.ppt
ProfBadariNathK
 
ARM 7 and 9 Core Architecture Illustration
Jason J Pulikkottil
 
Arm cortex-m3 by-joe_bungo_arm
Prashant Ahire
 
armcores introduction to arm provessor.ppt
PawanBharadwaj2
 
arm 7 microprocessor architecture ans pin diagram.ppt
manikandan970975
 
Unit vi (1)
Siva Nageswararao
 
ARM Architecture and Instruction set.pptx
gsingh20be20
 
ARM-Introduction, registers and processor states.ppt
ECEHITS
 
Unit vi (2)
Siva Nageswararao
 

Recently uploaded (20)

PPTX
Soil and agriculture microbiology .pptx
Keerthana Ramesh
 
PDF
Stokey: A Jewish Village by Rachel Kolsky
History of Stoke Newington
 
PDF
The History of Phone Numbers in Stoke Newington by Billy Thomas
History of Stoke Newington
 
PDF
The Different Types of Non-Experimental Research
Thelma Villaflores
 
PDF
The-Ever-Evolving-World-of-Science (1).pdf/7TH CLASS CURIOSITY /1ST CHAPTER/B...
Sandeep Swamy
 
PDF
Generative AI: it's STILL not a robot (CIJ Summer 2025)
Paul Bradshaw
 
PDF
Dimensions of Societal Planning in Commonism
StefanMz
 
PPTX
2025 Winter SWAYAM NPTEL & A Student.pptx
Utsav Yagnik
 
PDF
The dynastic history of the Chahmana.pdf
PrachiSontakke5
 
PPT
Talk on Critical Theory, Part One, Philosophy of Social Sciences
Soraj Hongladarom
 
PDF
LAW OF CONTRACT (5 YEAR LLB & UNITARY LLB )- MODULE - 1.& 2 - LEARN THROUGH P...
APARNA T SHAIL KUMAR
 
PDF
Isharyanti-2025-Cross Language Communication in Indonesian Language
Neny Isharyanti
 
PPT
Talk on Critical Theory, Part II, Philosophy of Social Sciences
Soraj Hongladarom
 
PPTX
Universal immunization Programme (UIP).pptx
Vishal Chanalia
 
PPTX
grade 5 lesson matatag ENGLISH 5_Q1_PPT_WEEK4.pptx
SireQuinn
 
PDF
The Constitution Review Committee (CRC) has released an updated schedule for ...
nservice241
 
PDF
0725.WHITEPAPER-UNIQUEWAYSOFPROTOTYPINGANDUXNOW.pdf
Thomas GIRARD, MA, CDP
 
PDF
LAW OF CONTRACT ( 5 YEAR LLB & UNITARY LLB)- MODULE-3 - LEARN THROUGH PICTURE
APARNA T SHAIL KUMAR
 
PDF
Women's Health: Essential Tips for Every Stage.pdf
Iftikhar Ahmed
 
PPTX
SPINA BIFIDA: NURSING MANAGEMENT .pptx
PRADEEP ABOTHU
 
Soil and agriculture microbiology .pptx
Keerthana Ramesh
 
Stokey: A Jewish Village by Rachel Kolsky
History of Stoke Newington
 
The History of Phone Numbers in Stoke Newington by Billy Thomas
History of Stoke Newington
 
The Different Types of Non-Experimental Research
Thelma Villaflores
 
The-Ever-Evolving-World-of-Science (1).pdf/7TH CLASS CURIOSITY /1ST CHAPTER/B...
Sandeep Swamy
 
Generative AI: it's STILL not a robot (CIJ Summer 2025)
Paul Bradshaw
 
Dimensions of Societal Planning in Commonism
StefanMz
 
2025 Winter SWAYAM NPTEL & A Student.pptx
Utsav Yagnik
 
The dynastic history of the Chahmana.pdf
PrachiSontakke5
 
Talk on Critical Theory, Part One, Philosophy of Social Sciences
Soraj Hongladarom
 
LAW OF CONTRACT (5 YEAR LLB & UNITARY LLB )- MODULE - 1.& 2 - LEARN THROUGH P...
APARNA T SHAIL KUMAR
 
Isharyanti-2025-Cross Language Communication in Indonesian Language
Neny Isharyanti
 
Talk on Critical Theory, Part II, Philosophy of Social Sciences
Soraj Hongladarom
 
Universal immunization Programme (UIP).pptx
Vishal Chanalia
 
grade 5 lesson matatag ENGLISH 5_Q1_PPT_WEEK4.pptx
SireQuinn
 
The Constitution Review Committee (CRC) has released an updated schedule for ...
nservice241
 
0725.WHITEPAPER-UNIQUEWAYSOFPROTOTYPINGANDUXNOW.pdf
Thomas GIRARD, MA, CDP
 
LAW OF CONTRACT ( 5 YEAR LLB & UNITARY LLB)- MODULE-3 - LEARN THROUGH PICTURE
APARNA T SHAIL KUMAR
 
Women's Health: Essential Tips for Every Stage.pdf
Iftikhar Ahmed
 
SPINA BIFIDA: NURSING MANAGEMENT .pptx
PRADEEP ABOTHU
 
Ad

Introduction to ARM7 micro Processor.pdf

  • 1. Prof. Pritesh N. Saxena EC Department SCET, SURAT Introduction to Micro-controllers
  • 2. Inside Embedded System  Processor  RAM, ROM  Timer, Counter  Operating System  Write a C code as per requirement.
  • 3.  Embedded System works as per the codes written on it and not as per hardware.
  • 5. Classification of Processor  Based on bit size  RISC or CISC  Architecture  ARM  MIPS  PowerPC  X86
  • 6. Basic Embedded System  Basic Microcontroller  8051, AVR, PIC, MSP430  Advanced Microcontroller  ARM, DSP  RTOS  Free RTOS, Linux, Symbian, Android  Programming Language  Assemble, C, C++, JAVA
  • 7. ES in Automobile  High end automobiles uses more than 100 microcontroller  4 bit for seat belt  8 bit for dash board device  16/32 bit to control signals
  • 8. RISC Architecture  Fixed size registers  Load and store architecture is used.  Large register banks can be used for any purpose  Pipeline execution is possible  Single cycle execution
  • 9. System parameters as per your System??
  • 10.  Hardware  Component Selection  Circuit Simulation  PCB Designing  Testing and Verification  Software  RTOS
  • 11. Development tools GNU Tool Chain  Assembler  linker  Compiler  ARM IDE  Debugger/ Simulator  Interfacing Modules
  • 12.  Pipelining  Cache Memory  Memory Organization  Branch Prediction  Virtual Memory
  • 14. Brief History  ARM (Advanced RISC Machine) Microprocessor was based on the Berkeley/Stanford RISC concept  Originally called Acorn RISC Machine because developed by Acorn Computer in 1985
  • 15. Features of ARM Processor  32 bit processor  Load and store architecture is used  RISC instruction set is used  Uniform and fixed length instructions  Inbuilt circuit for debugging
  • 16. RISC vs CISC RISC CISC Fixed size registers Variable length Large register banks can be used for any purpose Registers have their assigned tasks Pipeline execution is possible Allowed up to certain level Hardwired instruction decode logic Large microcode Single cycle execution Many cycles were needed
  • 18. Data Sizes and Instruction Sets  When used in relation to the ARM  Half word means 16 bits (two bytes)  Word means 32 bits (four bytes)  Double word means 64 bits (eight bytes)  Most ARM implement two instruction sets  32-bit ARM Instruction Set  16-bit Thumb Instruction Se
  • 19. Processor Modes  The ARM has seven basic operating modes  Each mode has access to own stack and a different subset of registers  Some operations can only be carried out in a privileged mode
  • 22. The Program Counter (R15)  When the processor is executing in ARM state:  All instructions are 32 bits in length  R14 is used as the subroutine link register (LR) and stores the return address when Branch with Link operations are performed, calculated from the PC.  Thus to return from a linked branch  MOV r15,r14 or  MOV pc,lr
  • 23. Embedded System  15 general purpose 32 bit register (r0-r14)  R15 is used as PC  R14 is used as lr or linker register  CPSR – Current Program Status Register
  • 24. CPSR Format Bit 0-4 is used for mode selection Bit 5 is used for Thumb instruction set Bit 6-7 is used for Interrupt handling N: Negative Z: Zero C: Carry V: Overflow
  • 25. Logical Instruction Arithmetic Instruction Flag Negative No meaning Bit 31 of the result has been set (N=‘1’) Indicates a negative number in signed operations Zero Result is all zeroes Result of operation was zero (Z=‘1’) Carry After Shift operation Result was greater than 32 bits (C=‘1’) ‘1’ was left in carry flag oVerflow No meaning Result was greater than 31 bits (V=‘1’) Indicates a possible corruption of the sign bit in signed numbers Condition Flags