SlideShare a Scribd company logo
11
Most read
12
Most read
14
Most read
Abstract:
 Earlier in microcontroller based approach, every LCD
display was associated with a static input.
 This input was static and cannot be changed by user easily
as and when needed. Thus restricting the flexibility to user
can have in updating the data.
 In this topic, we propose to design a prototype where we
interface LCD display through FPGA board so as to provide
flexibility of data which is being displayed directly to LCD.
Thus, this design based Device can prove beneficial for
future Consumer Electronics Market.
 In this design, for serial communication, multi UART with
configurable baud rate is implemented.
 The multi UART and LCD driver are implemented with
Verilog language and can be integrated into the FPGA to
achieve compact, stable and reliable data transmission.
Index Terms : FPGA, LCD
Tools and equipments used:
a) XILINX SPARTAN 300AN FPGA Board
b) XILINX-7.1 SUITE
c) LCD
d) Connecting leads and wires
INTRODUCTION :
 Text LCD modules are cheap and easy to interface
using a microcontroller or FPGA.
 A liquid-crystal display (LCD) is a flat panel display,
electronic visual display, or video display that uses the
light modulating properties of liquid crystals.
 Liquid crystals do not emit light directly.
 LCDs are available to display arbitrary images (as in a
general-purpose computer display) or fixed images
which can be displayed or hidden, such as preset
words, digits, and 7-segment displays as in a digital
clock. They use the same basic technology, except that
arbitrary images are made up of a large number of
small pixels, while other displays have larger elements
Block diagram of LCD module from an
FPGA board
Pluto receives data from the PC serial port, de-serializes it, and sends it
to the LCD module. The de - serializer is the same module from the serial
interface project, so it is just instantiated here.
Lcd module interface with xilinx software using verilog
16x2 LCD :
 Liquid Crystal Display is an electronic display
module.
 A 16x2 LCD display is very basic module and is very
commonly used in various devices and circuits
 It can display 16 characters per line and there are
2 such lines
Pin diagram:
Black box for FPGA(Sparten 3):
Schematics to Interface 2x16 LCD with Spartan-3
Primer
LCD INTERFACE:
 Verilog code :
module Lcd_Display (clk, lcd_rs, lcd_rw, lcd_e, lcd_4, lcd_5, lcd_6,
lcd_7);
parameter n = 27;
parameter k = 17;
(* LOC="E12" *) input clk; // synthesis attribute PERIOD clk "100.0 MHz"
reg [n-1:0] count=0;
reg lcd_busy=1;
reg lcd_stb;
reg [5:0] lcd_code;
reg [6:0] lcd_stuff;
(* LOC="Y14" *) output reg lcd_rs;
(* LOC="W13" *) output reg lcd_rw;
(* LOC="Y15" *) output reg lcd_7;
(* LOC="AB16" *) output reg lcd_6;
(* LOC="Y16" *) output reg lcd_5;
(* LOC="AA12" *) output reg lcd_4;
(* LOC="AB4" *) output reg lcd_e;
always @ (posedge clk) begin
count <= count + 1;
case (count[k+7:k+2])
0: lcd_code <= 6'b000010; // function set
1: lcd_code <= 6'b000010;
2: lcd_code <= 6'b001100;
3: lcd_code <= 6'b000000; // display on/off control
4: lcd_code <= 6'b001100;
5: lcd_code <= 6'b000000; // display clear
6: lcd_code <= 6'b000001;
7: lcd_code <= 6'b000000; // entry mode set
8: lcd_code <= 6'b000110;
9: lcd_code <= 6'h24; // H
10: lcd_code <= 6'h28;
11: lcd_code <= 6'h26; // e
12: lcd_code <= 6'h25;
13: lcd_code <= 6'h26; // l
14: lcd_code <= 6'h2C;
15: lcd_code <= 6'h26; // l
16: lcd_code <= 6'h2C;
17: lcd_code <= 6'h26; // o
18: lcd_code <= 6'h2F;
19: lcd_code <= 6'h22; //
20: lcd_code <= 6'h20;
21: lcd_code <= 6'h25; // W
22: lcd_code <= 6'h27;
23: lcd_code <= 6'h26; // o
24: lcd_code <= 6'h2F;
25: lcd_code <= 6'h27; // r
26: lcd_code <= 6'h22;
27: lcd_code <= 6'h26; // l
28: lcd_code <= 6'h2C;
29: lcd_code <= 6'h26; // d
30: lcd_code <= 6'h24;
31: lcd_code <= 6'h22; // !
32: lcd_code <= 6'h21;
default: lcd_code <= 6'b010000;
endcase
if (lcd_rw)
lcd_busy <= 0;
lcd_stb <= ^count[k+1:k+0] & ~lcd_rw & lcd_busy; // clkrate /
2^(k+2)
lcd_stuff <= {lcd_stb,lcd_code};
{lcd_e,lcd_rs,lcd_rw,lcd_7,lcd_6,lcd_5,lcd_4} <= lcd_stuff;
end
endmodule
Lcd module interface with xilinx software using verilog
Lcd module interface with xilinx software using verilog
SYNTHESIS RESULT :
UCF Generated
# PlanAhead Generated physical constraints
NET "clk" LOC = E12;
NET "lcd_4" LOC = AA12;
NET "lcd_5" LOC = Y16;
NET "lcd_6" LOC = AB16;
NET "lcd_7" LOC = Y15;
NET "lcd_e" LOC = AB4;
NET "lcd_rs" LOC = Y14;
NET "lcd_rw" LOC = W13;
RTL SCHEMATIC:
Design Summary :
Lcd module interface with xilinx software using verilog
CONCLUSION :
 In this project behavioural level hardware descriptive language
Verilog is used.
 Verification of the designed RTL code using simulation techniques,
synthesis of RTL code to obtain gate level netlist using Xilinx ISE
tool was successfully designed and implemented using Verilog and
Xilinx Spatan-300AN Field Programmable Gate Array.
 Finally we were able to display “HELLO WORLD” on the LCD of
FPGA board using interfacing.
 Applications:
Aero Space and Defence
Medical Electronics
Wired and Wireless comm.
High performance computing
Scientific instruments
Video and image processing
Lcd module interface with xilinx software using verilog

More Related Content

What's hot (20)

PPTX
CMOS Inverter static characterstics.pptx
indrajeetPatel22
 
PDF
Cpld fpga
anishgoel
 
PPT
NMOS fabrication process
Semi Design
 
PDF
Delays in verilog
JITU MISTRY
 
PDF
Router 1X3 – RTL Design and Verification
IJERD Editor
 
PPTX
Vlsi stick daigram (JCE)
Hrishikesh Kamat
 
PPSX
VLSI Design Flow
Dr. A. B. Shinde
 
PPTX
CMOS
AWANISHKUMAR84
 
PPTX
DDR
Payal Dwivedi
 
PPTX
Vlsi gate level design
CHENCHU CHANDU PRASANTH NADELLA
 
PPTX
Nand flash memory
Mohamed Fadel Buffon
 
PPT
Serial Peripheral Interface(SPI)
Dhaval Kaneria
 
PPT
VLSI routing
Naveen Kumar
 
DOCX
Pd flow i
Alok Kumar
 
PPTX
Programmable asic i/o cells
Yalagoud Patil
 
PDF
Unit I.fundamental of Programmable DSP
Principal,Guru Nanak Institute of Technology, Nagpur
 
PPTX
Vlsi design flow
Rajendra Kumar
 
PDF
Introduction to VLSI Design
Kalyan Acharjya
 
PPTX
Physical design
Mantra VLSI
 
CMOS Inverter static characterstics.pptx
indrajeetPatel22
 
Cpld fpga
anishgoel
 
NMOS fabrication process
Semi Design
 
Delays in verilog
JITU MISTRY
 
Router 1X3 – RTL Design and Verification
IJERD Editor
 
Vlsi stick daigram (JCE)
Hrishikesh Kamat
 
VLSI Design Flow
Dr. A. B. Shinde
 
Vlsi gate level design
CHENCHU CHANDU PRASANTH NADELLA
 
Nand flash memory
Mohamed Fadel Buffon
 
Serial Peripheral Interface(SPI)
Dhaval Kaneria
 
VLSI routing
Naveen Kumar
 
Pd flow i
Alok Kumar
 
Programmable asic i/o cells
Yalagoud Patil
 
Unit I.fundamental of Programmable DSP
Principal,Guru Nanak Institute of Technology, Nagpur
 
Vlsi design flow
Rajendra Kumar
 
Introduction to VLSI Design
Kalyan Acharjya
 
Physical design
Mantra VLSI
 

Viewers also liked (20)

DOCX
Uart
cs1090211
 
PPT
generate IP CORES
guest296013
 
PPTX
Fpga project
aroosa khan
 
ODP
Fpga creating counter with internal clock
Politeknik Elektronika Negeri Surabaya
 
PPT
Led blinking using TMS320C6745
Pantech ProLabs India Pvt Ltd
 
PPT
Getting started with code composer studio v3.3 for tms320 f2812
Pantech ProLabs India Pvt Ltd
 
PPT
Getting started with code composer studio v4 for tms320 f2812
Pantech ProLabs India Pvt Ltd
 
PPT
Switch & LED using TMS320C6745 DSP
Pantech ProLabs India Pvt Ltd
 
PPT
Fpga(field programmable gate array)
Iffat Anjum
 
PPTX
Field programable gate array
Neha Agarwal
 
PPTX
Calculator design with lcd using fpga
Hossam Hassan
 
PPTX
Brainsense -Brain computer Interface
Pantech ProLabs India Pvt Ltd
 
PPTX
Analog to Digital Converter
Ronak Machhi
 
PDF
Types of motors and control techniques using TI motor control kit
Pantech ProLabs India Pvt Ltd
 
PPT
FPGA
subin mathew
 
PPT
Lcd
deepak281292
 
PPT
Interfacing LCD with 8051 Microcontroller
Pantech ProLabs India Pvt Ltd
 
PPTX
Microcontroller 8051 and its interfacing
Ankur Mahajan
 
DOC
8051 Microcontroller Notes
Dr.YNM
 
PPTX
Analog to digital conversion
Engr Ahmad Khan
 
Uart
cs1090211
 
generate IP CORES
guest296013
 
Fpga project
aroosa khan
 
Fpga creating counter with internal clock
Politeknik Elektronika Negeri Surabaya
 
Led blinking using TMS320C6745
Pantech ProLabs India Pvt Ltd
 
Getting started with code composer studio v3.3 for tms320 f2812
Pantech ProLabs India Pvt Ltd
 
Getting started with code composer studio v4 for tms320 f2812
Pantech ProLabs India Pvt Ltd
 
Switch & LED using TMS320C6745 DSP
Pantech ProLabs India Pvt Ltd
 
Fpga(field programmable gate array)
Iffat Anjum
 
Field programable gate array
Neha Agarwal
 
Calculator design with lcd using fpga
Hossam Hassan
 
Brainsense -Brain computer Interface
Pantech ProLabs India Pvt Ltd
 
Analog to Digital Converter
Ronak Machhi
 
Types of motors and control techniques using TI motor control kit
Pantech ProLabs India Pvt Ltd
 
Interfacing LCD with 8051 Microcontroller
Pantech ProLabs India Pvt Ltd
 
Microcontroller 8051 and its interfacing
Ankur Mahajan
 
8051 Microcontroller Notes
Dr.YNM
 
Analog to digital conversion
Engr Ahmad Khan
 
Ad

Similar to Lcd module interface with xilinx software using verilog (20)

PDF
Experiment 16 x2 parallel lcd
Prashanta Chowdhury
 
PDF
Learn LCD Arduino-v1
handson28
 
PDF
08_lcd.pdf
ssusera55490
 
PPTX
Phdl Presentation Oct 2011
byupcbhdl
 
PPTX
131080111003 mci
jokersclown57
 
DOCX
Lcd interfacing
AshuKaranam
 
DOCX
Alp lcd
Caleb Joshua
 
PDF
4 bit lcd_interfacing_with_arm7_primer
pvmistary
 
PDF
4 bit lcd_interfacing_with_arm7_primer
pvmistary
 
PPT
Lcd interfacing1
Monica Gunjal
 
PDF
Lcd tutorial
Sujan Heuju
 
PDF
Tft touch screen manufacturers
KeatonParker2
 
PDF
Embedded Systems Project 3rd Year
Andrew Kozik
 
PPT
Lcd interface with atmega32 avr best.ppt
SoumyaGupta836456
 
PPTX
Lcd interfacing with microprocessor 8051
Hasnain Yaseen
 
PDF
DEF CON 23 - Rodringo Almeida - embedded system design from electronics
Felipe Prado
 
PDF
Microcontroladores: Interfaz del microcontrolador 8051 con LCD usando el simu...
SANTIAGO PABLO ALBERTO
 
PDF
Starshrooms Midterm Presentation
scottxko
 
PPTX
Embedded systems design @ defcon 2015
Rodrigo Almeida
 
DOCX
Fpg as 11 body
Rameez Raja
 
Experiment 16 x2 parallel lcd
Prashanta Chowdhury
 
Learn LCD Arduino-v1
handson28
 
08_lcd.pdf
ssusera55490
 
Phdl Presentation Oct 2011
byupcbhdl
 
131080111003 mci
jokersclown57
 
Lcd interfacing
AshuKaranam
 
Alp lcd
Caleb Joshua
 
4 bit lcd_interfacing_with_arm7_primer
pvmistary
 
4 bit lcd_interfacing_with_arm7_primer
pvmistary
 
Lcd interfacing1
Monica Gunjal
 
Lcd tutorial
Sujan Heuju
 
Tft touch screen manufacturers
KeatonParker2
 
Embedded Systems Project 3rd Year
Andrew Kozik
 
Lcd interface with atmega32 avr best.ppt
SoumyaGupta836456
 
Lcd interfacing with microprocessor 8051
Hasnain Yaseen
 
DEF CON 23 - Rodringo Almeida - embedded system design from electronics
Felipe Prado
 
Microcontroladores: Interfaz del microcontrolador 8051 con LCD usando el simu...
SANTIAGO PABLO ALBERTO
 
Starshrooms Midterm Presentation
scottxko
 
Embedded systems design @ defcon 2015
Rodrigo Almeida
 
Fpg as 11 body
Rameez Raja
 
Ad

Recently uploaded (20)

PPTX
澳洲电子毕业证澳大利亚圣母大学水印成绩单UNDA学生证网上可查学历
Taqyea
 
PDF
Electrical Machines and Their Protection.pdf
Nabajyoti Banik
 
PPTX
Lecture 1 Shell and Tube Heat exchanger-1.pptx
mailforillegalwork
 
PPTX
Knowledge Representation : Semantic Networks
Amity University, Patna
 
PPT
Footbinding.pptmnmkjkjkknmnnjkkkkkkkkkkkkkk
mamadoundiaye42742
 
PDF
Biomechanics of Gait: Engineering Solutions for Rehabilitation (www.kiu.ac.ug)
publication11
 
PPTX
Worm gear strength and wear calculation as per standard VB Bhandari Databook.
shahveer210504
 
PPTX
Mechanical Design of shell and tube heat exchangers as per ASME Sec VIII Divi...
shahveer210504
 
PDF
Pressure Measurement training for engineers and Technicians
AIESOLUTIONS
 
PPTX
fatigue in aircraft structures-221113192308-0ad6dc8c.pptx
aviatecofficial
 
PDF
Reasons for the succes of MENARD PRESSUREMETER.pdf
majdiamz
 
PDF
20ES1152 Programming for Problem Solving Lab Manual VRSEC.pdf
Ashutosh Satapathy
 
PDF
REINFORCEMENT LEARNING IN DECISION MAKING SEMINAR REPORT
anushaashraf20
 
PPTX
Element 11. ELECTRICITY safety and hazards
merrandomohandas
 
PPTX
Water Resources Engineering (CVE 728)--Slide 3.pptx
mohammedado3
 
PPTX
DATA BASE MANAGEMENT AND RELATIONAL DATA
gomathisankariv2
 
PDF
MAD Unit - 2 Activity and Fragment Management in Android (Diploma IT)
JappanMavani
 
DOC
MRRS Strength and Durability of Concrete
CivilMythili
 
PDF
Data structures notes for unit 2 in computer science.pdf
sshubhamsingh265
 
PPTX
Damage of stability of a ship and how its change .pptx
ehamadulhaque
 
澳洲电子毕业证澳大利亚圣母大学水印成绩单UNDA学生证网上可查学历
Taqyea
 
Electrical Machines and Their Protection.pdf
Nabajyoti Banik
 
Lecture 1 Shell and Tube Heat exchanger-1.pptx
mailforillegalwork
 
Knowledge Representation : Semantic Networks
Amity University, Patna
 
Footbinding.pptmnmkjkjkknmnnjkkkkkkkkkkkkkk
mamadoundiaye42742
 
Biomechanics of Gait: Engineering Solutions for Rehabilitation (www.kiu.ac.ug)
publication11
 
Worm gear strength and wear calculation as per standard VB Bhandari Databook.
shahveer210504
 
Mechanical Design of shell and tube heat exchangers as per ASME Sec VIII Divi...
shahveer210504
 
Pressure Measurement training for engineers and Technicians
AIESOLUTIONS
 
fatigue in aircraft structures-221113192308-0ad6dc8c.pptx
aviatecofficial
 
Reasons for the succes of MENARD PRESSUREMETER.pdf
majdiamz
 
20ES1152 Programming for Problem Solving Lab Manual VRSEC.pdf
Ashutosh Satapathy
 
REINFORCEMENT LEARNING IN DECISION MAKING SEMINAR REPORT
anushaashraf20
 
Element 11. ELECTRICITY safety and hazards
merrandomohandas
 
Water Resources Engineering (CVE 728)--Slide 3.pptx
mohammedado3
 
DATA BASE MANAGEMENT AND RELATIONAL DATA
gomathisankariv2
 
MAD Unit - 2 Activity and Fragment Management in Android (Diploma IT)
JappanMavani
 
MRRS Strength and Durability of Concrete
CivilMythili
 
Data structures notes for unit 2 in computer science.pdf
sshubhamsingh265
 
Damage of stability of a ship and how its change .pptx
ehamadulhaque
 

Lcd module interface with xilinx software using verilog

  • 1. Abstract:  Earlier in microcontroller based approach, every LCD display was associated with a static input.  This input was static and cannot be changed by user easily as and when needed. Thus restricting the flexibility to user can have in updating the data.  In this topic, we propose to design a prototype where we interface LCD display through FPGA board so as to provide flexibility of data which is being displayed directly to LCD. Thus, this design based Device can prove beneficial for future Consumer Electronics Market.  In this design, for serial communication, multi UART with configurable baud rate is implemented.  The multi UART and LCD driver are implemented with Verilog language and can be integrated into the FPGA to achieve compact, stable and reliable data transmission.
  • 2. Index Terms : FPGA, LCD Tools and equipments used: a) XILINX SPARTAN 300AN FPGA Board b) XILINX-7.1 SUITE c) LCD d) Connecting leads and wires
  • 3. INTRODUCTION :  Text LCD modules are cheap and easy to interface using a microcontroller or FPGA.  A liquid-crystal display (LCD) is a flat panel display, electronic visual display, or video display that uses the light modulating properties of liquid crystals.  Liquid crystals do not emit light directly.  LCDs are available to display arbitrary images (as in a general-purpose computer display) or fixed images which can be displayed or hidden, such as preset words, digits, and 7-segment displays as in a digital clock. They use the same basic technology, except that arbitrary images are made up of a large number of small pixels, while other displays have larger elements
  • 4. Block diagram of LCD module from an FPGA board Pluto receives data from the PC serial port, de-serializes it, and sends it to the LCD module. The de - serializer is the same module from the serial interface project, so it is just instantiated here.
  • 6. 16x2 LCD :  Liquid Crystal Display is an electronic display module.  A 16x2 LCD display is very basic module and is very commonly used in various devices and circuits  It can display 16 characters per line and there are 2 such lines
  • 8. Black box for FPGA(Sparten 3):
  • 9. Schematics to Interface 2x16 LCD with Spartan-3 Primer
  • 11.  Verilog code : module Lcd_Display (clk, lcd_rs, lcd_rw, lcd_e, lcd_4, lcd_5, lcd_6, lcd_7); parameter n = 27; parameter k = 17; (* LOC="E12" *) input clk; // synthesis attribute PERIOD clk "100.0 MHz" reg [n-1:0] count=0; reg lcd_busy=1; reg lcd_stb; reg [5:0] lcd_code; reg [6:0] lcd_stuff; (* LOC="Y14" *) output reg lcd_rs; (* LOC="W13" *) output reg lcd_rw; (* LOC="Y15" *) output reg lcd_7; (* LOC="AB16" *) output reg lcd_6; (* LOC="Y16" *) output reg lcd_5;
  • 12. (* LOC="AA12" *) output reg lcd_4; (* LOC="AB4" *) output reg lcd_e; always @ (posedge clk) begin count <= count + 1; case (count[k+7:k+2]) 0: lcd_code <= 6'b000010; // function set 1: lcd_code <= 6'b000010; 2: lcd_code <= 6'b001100; 3: lcd_code <= 6'b000000; // display on/off control 4: lcd_code <= 6'b001100; 5: lcd_code <= 6'b000000; // display clear 6: lcd_code <= 6'b000001; 7: lcd_code <= 6'b000000; // entry mode set 8: lcd_code <= 6'b000110; 9: lcd_code <= 6'h24; // H 10: lcd_code <= 6'h28; 11: lcd_code <= 6'h26; // e 12: lcd_code <= 6'h25;
  • 13. 13: lcd_code <= 6'h26; // l 14: lcd_code <= 6'h2C; 15: lcd_code <= 6'h26; // l 16: lcd_code <= 6'h2C; 17: lcd_code <= 6'h26; // o 18: lcd_code <= 6'h2F; 19: lcd_code <= 6'h22; // 20: lcd_code <= 6'h20; 21: lcd_code <= 6'h25; // W 22: lcd_code <= 6'h27; 23: lcd_code <= 6'h26; // o 24: lcd_code <= 6'h2F; 25: lcd_code <= 6'h27; // r 26: lcd_code <= 6'h22; 27: lcd_code <= 6'h26; // l 28: lcd_code <= 6'h2C; 29: lcd_code <= 6'h26; // d
  • 14. 30: lcd_code <= 6'h24; 31: lcd_code <= 6'h22; // ! 32: lcd_code <= 6'h21; default: lcd_code <= 6'b010000; endcase if (lcd_rw) lcd_busy <= 0; lcd_stb <= ^count[k+1:k+0] & ~lcd_rw & lcd_busy; // clkrate / 2^(k+2) lcd_stuff <= {lcd_stb,lcd_code}; {lcd_e,lcd_rs,lcd_rw,lcd_7,lcd_6,lcd_5,lcd_4} <= lcd_stuff; end endmodule
  • 17. SYNTHESIS RESULT : UCF Generated # PlanAhead Generated physical constraints NET "clk" LOC = E12; NET "lcd_4" LOC = AA12; NET "lcd_5" LOC = Y16; NET "lcd_6" LOC = AB16; NET "lcd_7" LOC = Y15; NET "lcd_e" LOC = AB4; NET "lcd_rs" LOC = Y14; NET "lcd_rw" LOC = W13;
  • 21. CONCLUSION :  In this project behavioural level hardware descriptive language Verilog is used.  Verification of the designed RTL code using simulation techniques, synthesis of RTL code to obtain gate level netlist using Xilinx ISE tool was successfully designed and implemented using Verilog and Xilinx Spatan-300AN Field Programmable Gate Array.  Finally we were able to display “HELLO WORLD” on the LCD of FPGA board using interfacing.
  • 22.  Applications: Aero Space and Defence Medical Electronics Wired and Wireless comm. High performance computing Scientific instruments Video and image processing