SlideShare a Scribd company logo
2
Most read
4
Most read
11
Most read
Memory mapped I/O and
Isolated I/O
Presented by:
• Bharat Kharbanda
• Shubham Tongaria
• Arpit Pahwa
INTRODUCTION
 As a CPU needs to communicate with the various memory and input-
output devices (I/O) as we know data between the processor and these
devices flow with the help of the system bus. There are three ways in
which system bus can be allotted to them :
1. Separate set of address, control and data bus to I/O and memory.
2. Have common bus (data and address) for I/O and memory but separate control
lines.
3. Have common bus (data, address, and control) for I/O and memory.
 In first case it is simple because both have different set of address space and
instruction but require more buses.
 The microprocessor obviously is not used as a single unit. It
needs to be linked with memory, extra peripherals, or I/O devices.
This linking can also be called as Interfacing. An interface acts
as a communication channel between the processor and the
externally interfaced device.
 I/O interfacing is the link between the processor or CPU and the
various I/O peripherals such as the keyboard, printer, mouse, etc.
Such type of interfacing is referred to as I/O Interfacing.
 The interfacing of the I/O devices can be done in two ways:
1. Memory-Mapped I/O Interfacing
2. Standard I/O Mapped I/O Interfacing (also known as isolated I/O
interfacing).
Isolated I/O –
 Then we have Isolated I/O in which we Have common
bus(data and address) for I/O and memory but separate read
and write control lines for I/O. So when CPU decode
instruction then if data is for I/O then it places the address on
the address line and set I/O read or write control line on due
to which data transfer occurs between CPU and I/O. As the
address space of memory and I/O is isolated and the name is
so. The address for I/O here is called ports. Here we have
different read-write instruction for both I/O and memory.

ADVANTAGES
• There is minimal logic involved in decoding a
discrete address for the interfaced peripheral.
• We get special instructions only for I/O.
• Since these I/Os have a separate address space (8-
bits), the entire 64K bytes (16-bit address line) is
available just for memory.
• The whole system is smaller and less complicated.
• This method works faster due to lesser delays.
DISADVANTAGES
• Compared to the Memory Mapped I/O, more instructions are required to complete
the same task.
• Arithmetic and Logical instructions cannot be applied to the data.
• Less powerful and flexible than memory-mapped I/O.
• We need extra control signal lines to switch between the two different address
spaces that are created in I/O mapped I/O. This increases the number of pins.
We get two separate address spaces
when we use IO mapped IO method
to interface I/O devices. The I/O
devices get their own special
memory space. We can choose
which address space to
communicate with using the IO/M
pin.
Memory Mapped I/O –
 In this case every bus in common due to which the same set of
instructions work for memory and I/O. Hence we manipulate I/O same as
memory and both have same address space, due to which addressing
capability of memory become less because some part is occupied by the
I/O.
ADVANTAGES
• This method of interfacing gives us a single address space, as well as a common set of
instructions to be used for both the memory & I/O operations.
• The memory ordering rules & memory barriers can be defined here, which will apply both to
the device accesses and normal memory.
• An entirely different set of opcodes for I/O commands is not necessary. Instead, you can reuse
your ordinary memory access instructions.
• The same memory mapping mechanisms which are used for other memory can be used to
gain access to the devices as well.
• It is very beneficial to use the low-latency buses in the system.
• The I/O intensive operations can be much quicker since the information content need not be
copied between the kernel space and the user space.
• Separate control signals are not required since there is no switching between two different
address spaces. We just have one unified address space for both memory and I/O devices.
This saves time as well as real-estate on the chip.
• With respect to 8085, the address lines are of 16-bits, so you get an option of using up to 64k
I/O ports, as opposed to just 256 in I/O mapped I/O.
DISADVANTAGES
• The working of the cache controller gets complicated, as the interfaced peripherals
differ in their behavior when compared to normal memory. We’ll read about this in detail
later in our embedded systems course track.
• The instruction scheduling becomes more difficult as the processor cannot recognize if
any information is loaded/stored in the memory or in the device.
• The entire address bus has to be fully decoded for every peripheral. Say, a machine
with a 64-bit address bus will need logic gates to resolve the states of all the 64
address lines, to decode the particular address of any peripheral properly.
• The more the system bit configuration, the more is the cost of adding the machine with
extra complex hardware.
• The mode works much slower than I/O mapped I/O interfacing.
Memory-mapped I/O gives us a unified
address space for both, memory and I/O
Memory mapped I/O and Isolated I/O

THANKYOU!

More Related Content

PPTX
Phasor measurement unit and it's application ppt
Khurshid Parwez
 
PPTX
Protective relay
Uday Wankar
 
PPTX
Classless inter domain routing
Vikash Gangwar
 
PPTX
Memory Hierarchy
chauhankapil
 
PPTX
Stone age technology
wileli17
 
PPT
Chapter03 am
Sikander Ghunio
 
PPTX
Economic integration
DeepthiPrabhu9
 
Phasor measurement unit and it's application ppt
Khurshid Parwez
 
Protective relay
Uday Wankar
 
Classless inter domain routing
Vikash Gangwar
 
Memory Hierarchy
chauhankapil
 
Stone age technology
wileli17
 
Chapter03 am
Sikander Ghunio
 
Economic integration
DeepthiPrabhu9
 

What's hot (20)

PPTX
Instruction set of 8086
9840596838
 
PPTX
Input output interface
Christ University
 
PPTX
Direct Memory Access ppt
OECLIB Odisha Electronics Control Library
 
DOCX
8085 interfacing with memory chips
Srikrishna Thota
 
PDF
Unit 4-input-output organization
vishal choudhary
 
PPTX
Addressing modes 8085
ShivamSood22
 
PPTX
Subnetting Presentation
Touhidul Fahim
 
PPTX
Stacks & subroutines 1
deval patel
 
PPTX
Computer Network - Network Layer
Manoj Kumar
 
PPT
8086-instruction-set-ppt
jemimajerome
 
DOCX
Control Units : Microprogrammed and Hardwired:control unit
abdosaidgkv
 
PPTX
Stack organization
chauhankapil
 
PPTX
Classification of routing protocols
Menaga Selvaraj
 
PPTX
Harvard architecture
Gichelle Amon
 
PPTX
DMA and DMA controller
nishant upadhyay
 
PPTX
Minimum mode and Maximum mode Configuration in 8086
Jismy .K.Jose
 
PPTX
Accessing I/O Devices
Slideshare
 
PPT
Distance vector routing
Siddique Ibrahim
 
PPT
Input output organization
abdulugc
 
PPS
Virtual memory
Anuj Modi
 
Instruction set of 8086
9840596838
 
Input output interface
Christ University
 
8085 interfacing with memory chips
Srikrishna Thota
 
Unit 4-input-output organization
vishal choudhary
 
Addressing modes 8085
ShivamSood22
 
Subnetting Presentation
Touhidul Fahim
 
Stacks & subroutines 1
deval patel
 
Computer Network - Network Layer
Manoj Kumar
 
8086-instruction-set-ppt
jemimajerome
 
Control Units : Microprogrammed and Hardwired:control unit
abdosaidgkv
 
Stack organization
chauhankapil
 
Classification of routing protocols
Menaga Selvaraj
 
Harvard architecture
Gichelle Amon
 
DMA and DMA controller
nishant upadhyay
 
Minimum mode and Maximum mode Configuration in 8086
Jismy .K.Jose
 
Accessing I/O Devices
Slideshare
 
Distance vector routing
Siddique Ibrahim
 
Input output organization
abdulugc
 
Virtual memory
Anuj Modi
 
Ad

Similar to Memory mapped I/O and Isolated I/O (20)

PPTX
Input output accessing
ankitraosingh
 
PPTX
INTERFACING2 [Autosaved] interfacing in Computer system
ayomiposiadaralode
 
PPT
Memory & I/O interfacing
deval patel
 
PDF
Part of UNIT2 Memory mapped IOjkl;'lk.pdf
Abhishekkumar397974
 
PPTX
MPMC.pptx
prakashpacet
 
PPTX
memory organi.pptx
prakashpacet
 
PDF
CS304PC:Computer Organization and Architecture Unit IV_merged.pdf
Guru Nanak Technical Institutions
 
PPTX
Input_Output_Organization.pptx
SherinRappai
 
PDF
Unit 5
sowndaryaM5
 
PPT
Unit4_IO_13623_AnilRawat.ppt
prateeksingh235912
 
PPTX
IO and file systems
EktaVaswani2
 
PPTX
The primary purpose of memory interfacing is to facilitate the transfer of da...
Sindhu Mani
 
PDF
Difference Between CISC RISC, Harward & Von-neuman
Kailas Kharse
 
PPT
Io devies
Siddique Ibrahim
 
PPTX
Lecture 34
RahulRathi94
 
PPTX
EC 8691 Microprocessor and Microcontroller.pptx
GobinathAECEJRF1101
 
PPT
chapter 4 Device Management systemss.ppt
danielarega25
 
PPTX
Ch04-new.pptx
EnghamzaKhalailah
 
PDF
4.1 Introduction 145• In this section, we first take a gander at a.pdf
arpowersarps
 
PPT
Interfacingiodevice
Praneeth Kannegolla
 
Input output accessing
ankitraosingh
 
INTERFACING2 [Autosaved] interfacing in Computer system
ayomiposiadaralode
 
Memory & I/O interfacing
deval patel
 
Part of UNIT2 Memory mapped IOjkl;'lk.pdf
Abhishekkumar397974
 
MPMC.pptx
prakashpacet
 
memory organi.pptx
prakashpacet
 
CS304PC:Computer Organization and Architecture Unit IV_merged.pdf
Guru Nanak Technical Institutions
 
Input_Output_Organization.pptx
SherinRappai
 
Unit 5
sowndaryaM5
 
Unit4_IO_13623_AnilRawat.ppt
prateeksingh235912
 
IO and file systems
EktaVaswani2
 
The primary purpose of memory interfacing is to facilitate the transfer of da...
Sindhu Mani
 
Difference Between CISC RISC, Harward & Von-neuman
Kailas Kharse
 
Io devies
Siddique Ibrahim
 
Lecture 34
RahulRathi94
 
EC 8691 Microprocessor and Microcontroller.pptx
GobinathAECEJRF1101
 
chapter 4 Device Management systemss.ppt
danielarega25
 
Ch04-new.pptx
EnghamzaKhalailah
 
4.1 Introduction 145• In this section, we first take a gander at a.pdf
arpowersarps
 
Interfacingiodevice
Praneeth Kannegolla
 
Ad

Recently uploaded (20)

PDF
settlement FOR FOUNDATION ENGINEERS.pdf
Endalkazene
 
PPT
1. SYSTEMS, ROLES, AND DEVELOPMENT METHODOLOGIES.ppt
zilow058
 
PPTX
Module2 Data Base Design- ER and NF.pptx
gomathisankariv2
 
PDF
Introduction to Ship Engine Room Systems.pdf
Mahmoud Moghtaderi
 
PDF
Zero Carbon Building Performance standard
BassemOsman1
 
PDF
AI-Driven IoT-Enabled UAV Inspection Framework for Predictive Maintenance and...
ijcncjournal019
 
PPTX
sunil mishra pptmmmmmmmmmmmmmmmmmmmmmmmmm
singhamit111
 
PDF
Zero carbon Building Design Guidelines V4
BassemOsman1
 
PDF
Cryptography and Information :Security Fundamentals
Dr. Madhuri Jawale
 
PPTX
Chapter_Seven_Construction_Reliability_Elective_III_Msc CM
SubashKumarBhattarai
 
PDF
Packaging Tips for Stainless Steel Tubes and Pipes
heavymetalsandtubes
 
PPTX
MULTI LEVEL DATA TRACKING USING COOJA.pptx
dollysharma12ab
 
PDF
FLEX-LNG-Company-Presentation-Nov-2017.pdf
jbloggzs
 
PDF
67243-Cooling and Heating & Calculation.pdf
DHAKA POLYTECHNIC
 
PDF
The Effect of Artifact Removal from EEG Signals on the Detection of Epileptic...
Partho Prosad
 
PDF
2025 Laurence Sigler - Advancing Decision Support. Content Management Ecommer...
Francisco Javier Mora Serrano
 
PDF
2010_Book_EnvironmentalBioengineering (1).pdf
EmilianoRodriguezTll
 
PPTX
Inventory management chapter in automation and robotics.
atisht0104
 
PDF
20ME702-Mechatronics-UNIT-1,UNIT-2,UNIT-3,UNIT-4,UNIT-5, 2025-2026
Mohanumar S
 
PPTX
22PCOAM21 Session 2 Understanding Data Source.pptx
Guru Nanak Technical Institutions
 
settlement FOR FOUNDATION ENGINEERS.pdf
Endalkazene
 
1. SYSTEMS, ROLES, AND DEVELOPMENT METHODOLOGIES.ppt
zilow058
 
Module2 Data Base Design- ER and NF.pptx
gomathisankariv2
 
Introduction to Ship Engine Room Systems.pdf
Mahmoud Moghtaderi
 
Zero Carbon Building Performance standard
BassemOsman1
 
AI-Driven IoT-Enabled UAV Inspection Framework for Predictive Maintenance and...
ijcncjournal019
 
sunil mishra pptmmmmmmmmmmmmmmmmmmmmmmmmm
singhamit111
 
Zero carbon Building Design Guidelines V4
BassemOsman1
 
Cryptography and Information :Security Fundamentals
Dr. Madhuri Jawale
 
Chapter_Seven_Construction_Reliability_Elective_III_Msc CM
SubashKumarBhattarai
 
Packaging Tips for Stainless Steel Tubes and Pipes
heavymetalsandtubes
 
MULTI LEVEL DATA TRACKING USING COOJA.pptx
dollysharma12ab
 
FLEX-LNG-Company-Presentation-Nov-2017.pdf
jbloggzs
 
67243-Cooling and Heating & Calculation.pdf
DHAKA POLYTECHNIC
 
The Effect of Artifact Removal from EEG Signals on the Detection of Epileptic...
Partho Prosad
 
2025 Laurence Sigler - Advancing Decision Support. Content Management Ecommer...
Francisco Javier Mora Serrano
 
2010_Book_EnvironmentalBioengineering (1).pdf
EmilianoRodriguezTll
 
Inventory management chapter in automation and robotics.
atisht0104
 
20ME702-Mechatronics-UNIT-1,UNIT-2,UNIT-3,UNIT-4,UNIT-5, 2025-2026
Mohanumar S
 
22PCOAM21 Session 2 Understanding Data Source.pptx
Guru Nanak Technical Institutions
 

Memory mapped I/O and Isolated I/O

  • 1. Memory mapped I/O and Isolated I/O Presented by: • Bharat Kharbanda • Shubham Tongaria • Arpit Pahwa
  • 2. INTRODUCTION  As a CPU needs to communicate with the various memory and input- output devices (I/O) as we know data between the processor and these devices flow with the help of the system bus. There are three ways in which system bus can be allotted to them : 1. Separate set of address, control and data bus to I/O and memory. 2. Have common bus (data and address) for I/O and memory but separate control lines. 3. Have common bus (data, address, and control) for I/O and memory.  In first case it is simple because both have different set of address space and instruction but require more buses.
  • 3.  The microprocessor obviously is not used as a single unit. It needs to be linked with memory, extra peripherals, or I/O devices. This linking can also be called as Interfacing. An interface acts as a communication channel between the processor and the externally interfaced device.  I/O interfacing is the link between the processor or CPU and the various I/O peripherals such as the keyboard, printer, mouse, etc. Such type of interfacing is referred to as I/O Interfacing.  The interfacing of the I/O devices can be done in two ways: 1. Memory-Mapped I/O Interfacing 2. Standard I/O Mapped I/O Interfacing (also known as isolated I/O interfacing).
  • 4. Isolated I/O –  Then we have Isolated I/O in which we Have common bus(data and address) for I/O and memory but separate read and write control lines for I/O. So when CPU decode instruction then if data is for I/O then it places the address on the address line and set I/O read or write control line on due to which data transfer occurs between CPU and I/O. As the address space of memory and I/O is isolated and the name is so. The address for I/O here is called ports. Here we have different read-write instruction for both I/O and memory.
  • 5.
  • 6. ADVANTAGES • There is minimal logic involved in decoding a discrete address for the interfaced peripheral. • We get special instructions only for I/O. • Since these I/Os have a separate address space (8- bits), the entire 64K bytes (16-bit address line) is available just for memory. • The whole system is smaller and less complicated. • This method works faster due to lesser delays.
  • 7. DISADVANTAGES • Compared to the Memory Mapped I/O, more instructions are required to complete the same task. • Arithmetic and Logical instructions cannot be applied to the data. • Less powerful and flexible than memory-mapped I/O. • We need extra control signal lines to switch between the two different address spaces that are created in I/O mapped I/O. This increases the number of pins. We get two separate address spaces when we use IO mapped IO method to interface I/O devices. The I/O devices get their own special memory space. We can choose which address space to communicate with using the IO/M pin.
  • 8. Memory Mapped I/O –  In this case every bus in common due to which the same set of instructions work for memory and I/O. Hence we manipulate I/O same as memory and both have same address space, due to which addressing capability of memory become less because some part is occupied by the I/O.
  • 9. ADVANTAGES • This method of interfacing gives us a single address space, as well as a common set of instructions to be used for both the memory & I/O operations. • The memory ordering rules & memory barriers can be defined here, which will apply both to the device accesses and normal memory. • An entirely different set of opcodes for I/O commands is not necessary. Instead, you can reuse your ordinary memory access instructions. • The same memory mapping mechanisms which are used for other memory can be used to gain access to the devices as well. • It is very beneficial to use the low-latency buses in the system. • The I/O intensive operations can be much quicker since the information content need not be copied between the kernel space and the user space. • Separate control signals are not required since there is no switching between two different address spaces. We just have one unified address space for both memory and I/O devices. This saves time as well as real-estate on the chip. • With respect to 8085, the address lines are of 16-bits, so you get an option of using up to 64k I/O ports, as opposed to just 256 in I/O mapped I/O.
  • 10. DISADVANTAGES • The working of the cache controller gets complicated, as the interfaced peripherals differ in their behavior when compared to normal memory. We’ll read about this in detail later in our embedded systems course track. • The instruction scheduling becomes more difficult as the processor cannot recognize if any information is loaded/stored in the memory or in the device. • The entire address bus has to be fully decoded for every peripheral. Say, a machine with a 64-bit address bus will need logic gates to resolve the states of all the 64 address lines, to decode the particular address of any peripheral properly. • The more the system bit configuration, the more is the cost of adding the machine with extra complex hardware. • The mode works much slower than I/O mapped I/O interfacing. Memory-mapped I/O gives us a unified address space for both, memory and I/O
  • 12.