SlideShare a Scribd company logo
By
Mr. C.R.Shinde
Electrical Engineering Department
Matoshri College of Engineering & Research centre, Nashik
203143: Analog And Digital Electronics
Teaching Scheme
Lecture : 03 Hrs/ Week
Practical : 02 Hrs/ Week
Credits
Th: 03
PR:01
Examination Scheme [Marks]
In Sem : 30 Marks
End Sem : 70 Marks
Practical : 50 Marks
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 2
Course Objective
1) To use K map for Boolean algebra reduction and design digital
circuit
2) To introduce digital memories and logical families.
3) To construct sequential and combinational circuits using flip
flops and K map
4) To develop the concept of basics of operational Amplifier and
its applications.
5) To design uncontrolled rectifier
Course Outcomes
Upon successful completion of this course, the students will be
able to :-
CO1: Design logical, sequential and combinational digital circuit
using K-Map.
CO2: Demonstrate different digital memories and programmable
logic families.
CO3: Apply and analyze applications of OPAMP in open and closed
loop condition.
CO4: Design uncontrolled rectifier with given specifications
Unit 01 : Design of combinational circuit
M1:-Introductions
M2:- Booleans algebra, De-Morgan theory.
M3:- Karnaugh map: structure for two, three and four Variables, SOP and
POS form reduction of Boolean expressions by K-map.
M4:- Design of combinational circuits using Boolean expression and K-
map.
M5:- encoder, decoder, half and full adder.
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 5
Module1:-Introductions
 Introduction to Digital Electronics.
 Introduction to Number System.
 Binary Digits and Logic Levels.
 Introduction to Gray code.
 Binary Digits and Logic Levels.
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 6
Introduction to Digital Electronics
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 7
Computer
Calculator
Watch etc.
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 8
Introduction to Digital Electronics
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 9
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 10
Transistor, Resister, Capacitor etc
AND/OR/NOT/NAND/NOR/EX-OR/EX-NOR
Encoder, Decoder, Counters, Registers, Adder
Number system define a set of value used to represent
quantity
NAME BASE (Radix)
Decimal 10
Binary 2
Octal 8
Hexadecimal 16
INTRODUCTION TO NUMBER SYSTEM
Decimal number system
Name Base (radix) Characters in set
Decimal 10 0,1,2,3,4,5,6,7,8,9
0 to (r-1)
0 to (10-1)
0 to 9
7 3 9 2 . 9 1
.
Binary number system
Name Base (radix) Characters in set
Binary 2 0,1
0 to (r-1)
0 to (2-1)
0 to 1
1 0 0 1 . 1 0 1
.
Octal number system
Name Base (radix) Characters in set
Octal 8 0,1,2,3,4,5,6,7
0 to (r-1)
0 to (8-1)
0 to 7
5 6 3 2 . 4 7 1
.
Hexadecimal number system
Name Base (radix) Characters in set
Hexadecimal 16 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F
0 to (r-1)
0 to (16-1)
0 to 15
10=A
11=B
12=C
13=D
14=E
15=F
3 F D . 8 4
.
System Base Symbols
Used by
humans?
Used in
computers?
Decimal 10 0,1,2,3,4,5,6,7,8,9 Yes No
Binary 2 0, 1 No Yes
Octal 8 0,1,2,3,4,5,6,7 No No
Hexa-
decimal
16
0,1,2,3,4,5,6,7,8,9,
A,B,C,D,E,F
No No
Binary Digits and Logic Levels
Digital electronics uses circuits that have two states, which
are represented by two different voltage levels called HIGH
and LOW. The voltages represent numbers in the binary
system.
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 17
A bit can have the value
of either 0 or 1,
depending on if the
voltage is HIGH or LOW.
0 volt
2 volt
3 volt
5 volt
Digital waveforms change between the LOW and HIGH levels. A
positive going pulse is one that goes from a normally LOW logic
level to a HIGH level and then back again. Digital waveforms are
made up of a series of pulses.
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 18
Digital Waveforms
Introduction to gray code
 Its also known as “Reflected binary code” (RBC)
 Invented by frank gray
 Its Unweighted code
 In gray code , “Two successive values differ in only 1 bit”
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 19
Frank gray
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 20
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 21
Logic Gates
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 22
It is physical device which performs logical
operation on one /more logical inputs, and
produces single logical output.
Classification of Logic Gates
Logic Gates
Basic Logic Gates
OR NOT AND
Universal Logic Gates
NAND NOR
Special Logic Gates
EX-OR EX-NOR
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 23
NOT LOGIC GATE
1)SYMBOL:-
2)TT:-
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 24
INPUT OUTPUT
AND LOGIC GATE
1)SYMBOL:-
2)TT:-
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 25
INPUT OUTPUT
OR LOGIC GATE
1) SYMBOL:-
2) TT:-
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 26
INPUT OUTPUT
NAND LOGIC GATE
1) SYMBOL:-
2) TT:-
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 27
INPUT OUTPUT
AND + NOT
NAND GATE
NOR LOGIC GATE
1) SYMBOL:-
2) TT:-
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 28
INPUT OUTPUT
OR + NOT
NOR GATE
Module1:-Introductions
 Introduction to Digital Electronics.
 Introduction to Number System.
 Binary Digits and Logic Levels.
 Introduction to Gray code.
 Introduction to Logic Gate.
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 29
Module2:-
Booleans algebra,
De-Morgan theory.
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 30
Thank you
Mr. C. R. Shinde
Electrical Engineering Department
Matoshri College of Engineering & Research centre, Nashik
If you have any query, ask me anytime on…… … .. . . .
cshinde58@gmail.com
chandrakant.shinde@matoshri.edu.in
9970031353
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 31
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 32
Introduction to Booleans algebra
 It is set of rules, used to simplify the given logic
expression without changing its functionality
 It is used when number of variables less
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 33
George Boole
1815-1864
NOT
AND AND AND
OR
NEED 5 LOGIC GATES
NOT
AND AND
OR
NEED 4 LOGIC GATES
Rule 1:- complement
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 34
Rule 2 :- AND
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 35
Hence
Rule 2 :- AND (Cont.)
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 36
Rule 3 :- OR
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 37
Hence
Rule 3 :- OR (Cont.)
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 38
Rule 4 :- Distributive law
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 39
Rule 5 :-Commutative law
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 40
Rule 6 :-Associative law
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 41
PRIORITY
1)NOT
2)AND
3)OR
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 42
Rule 7 :- de-morgans law
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 43
Boolean algebra Examples
Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 44

More Related Content

What's hot (20)

PPT
Shift Registers
Abhilash Nair
 
PPTX
Microcontroller presentation
xavierpaulino
 
PPTX
Addressing modes of 8051
Dr. AISHWARYA N
 
PPTX
SHIFT REGISTERS
kumari36
 
PPT
DAC-digital to analog converter
Shazid Reaj
 
PPTX
Transistor Transistor Logic
surat murthy
 
PPTX
Oscillator
sarunkutti
 
PPT
Schmitt trigger circuit
taranjeet10
 
PDF
Keypad Interfacing with 8051 Microcontroller
Sudhanshu Janwadkar
 
PPT
Network Theorems.ppt
bhanupratap_11
 
PDF
CMOS logic circuits
Mahesh_Naidu
 
PPTX
Network synthesis
Mohammed Waris Senan
 
PPTX
Transistor as a switch
jignesh prajapati
 
PPT
Logic families
SARITHA REDDY
 
PPTX
Integrated circuits
dhawal mehta
 
PDF
Digital logic families
Revathi Subramaniam
 
PPTX
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
NITHIN KALLE PALLY
 
PPTX
Microprocessor 8085 complete
Shubham Singh
 
PPTX
Digital electronics logic families
BLESSINAR0
 
PPTX
CMOS
AWANISHKUMAR84
 
Shift Registers
Abhilash Nair
 
Microcontroller presentation
xavierpaulino
 
Addressing modes of 8051
Dr. AISHWARYA N
 
SHIFT REGISTERS
kumari36
 
DAC-digital to analog converter
Shazid Reaj
 
Transistor Transistor Logic
surat murthy
 
Oscillator
sarunkutti
 
Schmitt trigger circuit
taranjeet10
 
Keypad Interfacing with 8051 Microcontroller
Sudhanshu Janwadkar
 
Network Theorems.ppt
bhanupratap_11
 
CMOS logic circuits
Mahesh_Naidu
 
Network synthesis
Mohammed Waris Senan
 
Transistor as a switch
jignesh prajapati
 
Logic families
SARITHA REDDY
 
Integrated circuits
dhawal mehta
 
Digital logic families
Revathi Subramaniam
 
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
NITHIN KALLE PALLY
 
Microprocessor 8085 complete
Shubham Singh
 
Digital electronics logic families
BLESSINAR0
 

Similar to module1:Introduction to digital electronics (20)

PPTX
CVMU digital electronics ppt for students to learn from
bffs814
 
PPTX
logic gates and karnaughmaps1.pfsssssssssssssssptx
deepdhamanwala7
 
PPTX
Dpsd course introduction
PragadeswaranS
 
PDF
K-Map, Logic Gates.pdf .
happycocoman
 
PPT
341-12-4-2001.ppt
MuhammadShoaibRabban2
 
PPTX
Unit-I digital electronics ...
inian2
 
PDF
Simplification of Circuits.pdf
MaryJacob24
 
PPT
IS 139 Lecture 3 - 2015
Aron Kondoro
 
PPT
IS 139 Lecture 3
wajanga
 
PDF
Digital electronics(EC8392) unit- 1-Sesha Vidhya S/ ASP/ECE/RMKCET
SeshaVidhyaS
 
PDF
Digital Electronics basics book1_pdf.pdf
pradnyahirekhanATgma
 
PPTX
Digital Electronics . .
syazhinian
 
PPT
Boolean Algebra part 2.ppt
AshishChandrakar12
 
PPT
Concept of Boolean Algebra & logic gates
olisahchristopher
 
PPT
Boolean Algebra logic gates with truth table
IndreshBRajwade
 
PPT
Chapter+13.ppt
DiviyaTharshini
 
PPT
Boolean-Algebra and logic gates slide.ppt
MohammedAbbas653737
 
PPTX
DIGITAL ELECTRONICS KMAP Boolean algebra
MMohdSabirHussain
 
PPTX
1. Introduction to Digital Concepts.pptx
NamanRawal8
 
CVMU digital electronics ppt for students to learn from
bffs814
 
logic gates and karnaughmaps1.pfsssssssssssssssptx
deepdhamanwala7
 
Dpsd course introduction
PragadeswaranS
 
K-Map, Logic Gates.pdf .
happycocoman
 
341-12-4-2001.ppt
MuhammadShoaibRabban2
 
Unit-I digital electronics ...
inian2
 
Simplification of Circuits.pdf
MaryJacob24
 
IS 139 Lecture 3 - 2015
Aron Kondoro
 
IS 139 Lecture 3
wajanga
 
Digital electronics(EC8392) unit- 1-Sesha Vidhya S/ ASP/ECE/RMKCET
SeshaVidhyaS
 
Digital Electronics basics book1_pdf.pdf
pradnyahirekhanATgma
 
Digital Electronics . .
syazhinian
 
Boolean Algebra part 2.ppt
AshishChandrakar12
 
Concept of Boolean Algebra & logic gates
olisahchristopher
 
Boolean Algebra logic gates with truth table
IndreshBRajwade
 
Chapter+13.ppt
DiviyaTharshini
 
Boolean-Algebra and logic gates slide.ppt
MohammedAbbas653737
 
DIGITAL ELECTRONICS KMAP Boolean algebra
MMohdSabirHussain
 
1. Introduction to Digital Concepts.pptx
NamanRawal8
 
Ad

More from chandrakant shinde (20)

PPTX
Module 5 :Voltage regulator IC 78XX 79XX LM317
chandrakant shinde
 
PPTX
Module 4 :Ic 555 As A Astable & Monostable Multivibrator
chandrakant shinde
 
PPTX
Module 3 :IC555 Timer IC & ITs Applications
chandrakant shinde
 
PPTX
Module 2 :high pass & Low pass filter
chandrakant shinde
 
PPTX
Module 1 :Active Filter: Its Configurations with frequency response
chandrakant shinde
 
PPTX
Module4: opamp as a V-I & I-V Converter
chandrakant shinde
 
PPTX
Module3: opamp as a Schmitt trigger
chandrakant shinde
 
PPTX
Module2: opamp as ZCD (zero crossing detector)
chandrakant shinde
 
PPTX
Module1: Introduction to operational amplifire
chandrakant shinde
 
PPTX
Module 5: CPLD & FPGA
chandrakant shinde
 
PPTX
Module 4: PLA
chandrakant shinde
 
PPTX
Module 1: SRAM & DRAM
chandrakant shinde
 
PPTX
Module4 Shift register
chandrakant shinde
 
PPTX
Module3: UP/Down counter
chandrakant shinde
 
PPTX
Module2: Design of synchronous & Asynchronous counter
chandrakant shinde
 
PPTX
Module1:Introduction to sequential circuit
chandrakant shinde
 
PPTX
module5: Encode/Decode Half & Full Adder
chandrakant shinde
 
PPTX
module4: Design of combinational circuit using boolean expression
chandrakant shinde
 
PPTX
module3:Karnaugh Map
chandrakant shinde
 
PPTX
module2: Boolean Algebra, De-Morgan Theory
chandrakant shinde
 
Module 5 :Voltage regulator IC 78XX 79XX LM317
chandrakant shinde
 
Module 4 :Ic 555 As A Astable & Monostable Multivibrator
chandrakant shinde
 
Module 3 :IC555 Timer IC & ITs Applications
chandrakant shinde
 
Module 2 :high pass & Low pass filter
chandrakant shinde
 
Module 1 :Active Filter: Its Configurations with frequency response
chandrakant shinde
 
Module4: opamp as a V-I & I-V Converter
chandrakant shinde
 
Module3: opamp as a Schmitt trigger
chandrakant shinde
 
Module2: opamp as ZCD (zero crossing detector)
chandrakant shinde
 
Module1: Introduction to operational amplifire
chandrakant shinde
 
Module 5: CPLD & FPGA
chandrakant shinde
 
Module 4: PLA
chandrakant shinde
 
Module 1: SRAM & DRAM
chandrakant shinde
 
Module4 Shift register
chandrakant shinde
 
Module3: UP/Down counter
chandrakant shinde
 
Module2: Design of synchronous & Asynchronous counter
chandrakant shinde
 
Module1:Introduction to sequential circuit
chandrakant shinde
 
module5: Encode/Decode Half & Full Adder
chandrakant shinde
 
module4: Design of combinational circuit using boolean expression
chandrakant shinde
 
module3:Karnaugh Map
chandrakant shinde
 
module2: Boolean Algebra, De-Morgan Theory
chandrakant shinde
 
Ad

Recently uploaded (20)

PPTX
Server Side Web Development Unit 1 of Nodejs.pptx
sneha852132
 
PPTX
MPMC_Module-2 xxxxxxxxxxxxxxxxxxxxx.pptx
ShivanshVaidya5
 
PDF
Ethics and Trustworthy AI in Healthcare – Governing Sensitive Data, Profiling...
AlqualsaDIResearchGr
 
DOCX
CS-802 (A) BDH Lab manual IPS Academy Indore
thegodhimself05
 
PDF
Design Thinking basics for Engineers.pdf
CMR University
 
PPTX
artificial intelligence applications in Geomatics
NawrasShatnawi1
 
PDF
6th International Conference on Machine Learning Techniques and Data Science ...
ijistjournal
 
PDF
MAD Unit - 1 Introduction of Android IT Department
JappanMavani
 
PDF
Biomechanics of Gait: Engineering Solutions for Rehabilitation (www.kiu.ac.ug)
publication11
 
PPTX
Product Development & DevelopmentLecture02.pptx
zeeshanwazir2
 
PPTX
The Role of Information Technology in Environmental Protectio....pptx
nallamillisriram
 
PPTX
Green Building & Energy Conservation ppt
Sagar Sarangi
 
PDF
Zilliz Cloud Demo for performance and scale
Zilliz
 
PPTX
UNIT DAA PPT cover all topics 2021 regulation
archu26
 
PPTX
GitOps_Repo_Structure for begeinner(Scaffolindg)
DanialHabibi2
 
PPTX
Lecture 1 Shell and Tube Heat exchanger-1.pptx
mailforillegalwork
 
PDF
Introduction to Productivity and Quality
মোঃ ফুরকান উদ্দিন জুয়েল
 
PDF
Unified_Cloud_Comm_Presentation anil singh ppt
anilsingh298751
 
PDF
PORTFOLIO Golam Kibria Khan — architect with a passion for thoughtful design...
MasumKhan59
 
PPTX
MobileComputingMANET2023 MobileComputingMANET2023.pptx
masterfake98765
 
Server Side Web Development Unit 1 of Nodejs.pptx
sneha852132
 
MPMC_Module-2 xxxxxxxxxxxxxxxxxxxxx.pptx
ShivanshVaidya5
 
Ethics and Trustworthy AI in Healthcare – Governing Sensitive Data, Profiling...
AlqualsaDIResearchGr
 
CS-802 (A) BDH Lab manual IPS Academy Indore
thegodhimself05
 
Design Thinking basics for Engineers.pdf
CMR University
 
artificial intelligence applications in Geomatics
NawrasShatnawi1
 
6th International Conference on Machine Learning Techniques and Data Science ...
ijistjournal
 
MAD Unit - 1 Introduction of Android IT Department
JappanMavani
 
Biomechanics of Gait: Engineering Solutions for Rehabilitation (www.kiu.ac.ug)
publication11
 
Product Development & DevelopmentLecture02.pptx
zeeshanwazir2
 
The Role of Information Technology in Environmental Protectio....pptx
nallamillisriram
 
Green Building & Energy Conservation ppt
Sagar Sarangi
 
Zilliz Cloud Demo for performance and scale
Zilliz
 
UNIT DAA PPT cover all topics 2021 regulation
archu26
 
GitOps_Repo_Structure for begeinner(Scaffolindg)
DanialHabibi2
 
Lecture 1 Shell and Tube Heat exchanger-1.pptx
mailforillegalwork
 
Introduction to Productivity and Quality
মোঃ ফুরকান উদ্দিন জুয়েল
 
Unified_Cloud_Comm_Presentation anil singh ppt
anilsingh298751
 
PORTFOLIO Golam Kibria Khan — architect with a passion for thoughtful design...
MasumKhan59
 
MobileComputingMANET2023 MobileComputingMANET2023.pptx
masterfake98765
 

module1:Introduction to digital electronics

  • 1. By Mr. C.R.Shinde Electrical Engineering Department Matoshri College of Engineering & Research centre, Nashik
  • 2. 203143: Analog And Digital Electronics Teaching Scheme Lecture : 03 Hrs/ Week Practical : 02 Hrs/ Week Credits Th: 03 PR:01 Examination Scheme [Marks] In Sem : 30 Marks End Sem : 70 Marks Practical : 50 Marks Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 2
  • 3. Course Objective 1) To use K map for Boolean algebra reduction and design digital circuit 2) To introduce digital memories and logical families. 3) To construct sequential and combinational circuits using flip flops and K map 4) To develop the concept of basics of operational Amplifier and its applications. 5) To design uncontrolled rectifier
  • 4. Course Outcomes Upon successful completion of this course, the students will be able to :- CO1: Design logical, sequential and combinational digital circuit using K-Map. CO2: Demonstrate different digital memories and programmable logic families. CO3: Apply and analyze applications of OPAMP in open and closed loop condition. CO4: Design uncontrolled rectifier with given specifications
  • 5. Unit 01 : Design of combinational circuit M1:-Introductions M2:- Booleans algebra, De-Morgan theory. M3:- Karnaugh map: structure for two, three and four Variables, SOP and POS form reduction of Boolean expressions by K-map. M4:- Design of combinational circuits using Boolean expression and K- map. M5:- encoder, decoder, half and full adder. Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 5
  • 6. Module1:-Introductions  Introduction to Digital Electronics.  Introduction to Number System.  Binary Digits and Logic Levels.  Introduction to Gray code.  Binary Digits and Logic Levels. Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 6
  • 7. Introduction to Digital Electronics Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 7 Computer Calculator Watch etc.
  • 8. Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 8
  • 9. Introduction to Digital Electronics Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 9
  • 10. Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 10 Transistor, Resister, Capacitor etc AND/OR/NOT/NAND/NOR/EX-OR/EX-NOR Encoder, Decoder, Counters, Registers, Adder
  • 11. Number system define a set of value used to represent quantity NAME BASE (Radix) Decimal 10 Binary 2 Octal 8 Hexadecimal 16 INTRODUCTION TO NUMBER SYSTEM
  • 12. Decimal number system Name Base (radix) Characters in set Decimal 10 0,1,2,3,4,5,6,7,8,9 0 to (r-1) 0 to (10-1) 0 to 9 7 3 9 2 . 9 1 .
  • 13. Binary number system Name Base (radix) Characters in set Binary 2 0,1 0 to (r-1) 0 to (2-1) 0 to 1 1 0 0 1 . 1 0 1 .
  • 14. Octal number system Name Base (radix) Characters in set Octal 8 0,1,2,3,4,5,6,7 0 to (r-1) 0 to (8-1) 0 to 7 5 6 3 2 . 4 7 1 .
  • 15. Hexadecimal number system Name Base (radix) Characters in set Hexadecimal 16 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F 0 to (r-1) 0 to (16-1) 0 to 15 10=A 11=B 12=C 13=D 14=E 15=F 3 F D . 8 4 .
  • 16. System Base Symbols Used by humans? Used in computers? Decimal 10 0,1,2,3,4,5,6,7,8,9 Yes No Binary 2 0, 1 No Yes Octal 8 0,1,2,3,4,5,6,7 No No Hexa- decimal 16 0,1,2,3,4,5,6,7,8,9, A,B,C,D,E,F No No
  • 17. Binary Digits and Logic Levels Digital electronics uses circuits that have two states, which are represented by two different voltage levels called HIGH and LOW. The voltages represent numbers in the binary system. Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 17 A bit can have the value of either 0 or 1, depending on if the voltage is HIGH or LOW. 0 volt 2 volt 3 volt 5 volt
  • 18. Digital waveforms change between the LOW and HIGH levels. A positive going pulse is one that goes from a normally LOW logic level to a HIGH level and then back again. Digital waveforms are made up of a series of pulses. Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 18 Digital Waveforms
  • 19. Introduction to gray code  Its also known as “Reflected binary code” (RBC)  Invented by frank gray  Its Unweighted code  In gray code , “Two successive values differ in only 1 bit” Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 19 Frank gray
  • 20. Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 20
  • 21. Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 21
  • 22. Logic Gates Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 22 It is physical device which performs logical operation on one /more logical inputs, and produces single logical output.
  • 23. Classification of Logic Gates Logic Gates Basic Logic Gates OR NOT AND Universal Logic Gates NAND NOR Special Logic Gates EX-OR EX-NOR Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 23
  • 24. NOT LOGIC GATE 1)SYMBOL:- 2)TT:- Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 24 INPUT OUTPUT
  • 25. AND LOGIC GATE 1)SYMBOL:- 2)TT:- Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 25 INPUT OUTPUT
  • 26. OR LOGIC GATE 1) SYMBOL:- 2) TT:- Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 26 INPUT OUTPUT
  • 27. NAND LOGIC GATE 1) SYMBOL:- 2) TT:- Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 27 INPUT OUTPUT AND + NOT NAND GATE
  • 28. NOR LOGIC GATE 1) SYMBOL:- 2) TT:- Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 28 INPUT OUTPUT OR + NOT NOR GATE
  • 29. Module1:-Introductions  Introduction to Digital Electronics.  Introduction to Number System.  Binary Digits and Logic Levels.  Introduction to Gray code.  Introduction to Logic Gate. Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 29
  • 30. Module2:- Booleans algebra, De-Morgan theory. Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 30
  • 31. Thank you Mr. C. R. Shinde Electrical Engineering Department Matoshri College of Engineering & Research centre, Nashik If you have any query, ask me anytime on…… … .. . . . [email protected] [email protected] 9970031353 Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 31
  • 32. Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 32
  • 33. Introduction to Booleans algebra  It is set of rules, used to simplify the given logic expression without changing its functionality  It is used when number of variables less Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 33 George Boole 1815-1864 NOT AND AND AND OR NEED 5 LOGIC GATES NOT AND AND OR NEED 4 LOGIC GATES
  • 34. Rule 1:- complement Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 34
  • 35. Rule 2 :- AND Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 35 Hence
  • 36. Rule 2 :- AND (Cont.) Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 36
  • 37. Rule 3 :- OR Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 37 Hence
  • 38. Rule 3 :- OR (Cont.) Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 38
  • 39. Rule 4 :- Distributive law Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 39
  • 40. Rule 5 :-Commutative law Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 40
  • 41. Rule 6 :-Associative law Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 41
  • 42. PRIORITY 1)NOT 2)AND 3)OR Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 42
  • 43. Rule 7 :- de-morgans law Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 43
  • 44. Boolean algebra Examples Unit 1_Module1 Matoshri College of Engineering & Research Center Nashik 44

Editor's Notes