SlideShare a Scribd company logo
William Stallings
Computer Organization
and Architecture
7th Edition
Chapter 3
System Buses
Program Concept
• Hardwired systems are inflexible
• General purpose hardware can do
different tasks, given correct control
signals
• Instead of re-wiring, supply a new set of
control signals
What is a program?
• A sequence of steps
• For each step, an arithmetic or logical
operation is done
• For each operation, a different set of
control signals is needed
Function of Control Unit
• For each operation a unique code is
provided
—e.g. ADD, MOVE
• A hardware segment accepts the code and
issues the control signals
• We have a computer!
Components
• The Control Unit and the Arithmetic and
Logic Unit constitute the Central
Processing Unit
• Data and instructions need to get into the
system and results out
—Input/output
• Temporary storage of code and results is
needed
—Main memory
Computer Components:
Top Level View
Instruction Cycle
• Two steps:
—Fetch
—Execute
Fetch Cycle
• Program Counter (PC) holds address of
next instruction to fetch
• Processor fetches instruction from
memory location pointed to by PC
• Increment PC
—Unless told otherwise
• Instruction loaded into Instruction
Register (IR)
• Processor interprets instruction and
performs required actions
Execute Cycle
• Processor-memory
—data transfer between CPU and main memory
• Processor I/O
—Data transfer between CPU and I/O module
• Data processing
—Some arithmetic or logical operation on data
• Control
—Alteration of sequence of operations
—e.g. jump
• Combination of above
Example of Program Execution
Instruction Cycle State Diagram
Interrupts
• Mechanism by which other modules (e.g.
I/O) may interrupt normal sequence of
processing
• Program
—e.g. overflow, division by zero
• Timer
—Generated by internal processor timer
—Used in pre-emptive multi-tasking
• I/O
—from I/O controller
• Hardware failure
—e.g. memory parity error
Program Flow Control
Interrupt Cycle
• Added to instruction cycle
• Processor checks for interrupt
—Indicated by an interrupt signal
• If no interrupt, fetch next instruction
• If interrupt pending:
—Suspend execution of current program
—Save context
—Set PC to start address of interrupt handler
routine
—Process interrupt
—Restore context and continue interrupted
program
Transfer of Control via Interrupts
Instruction Cycle with Interrupts
Program Timing
Short I/O Wait
Program Timing
Long I/O Wait
Instruction Cycle (with Interrupts) -
State Diagram
Multiple Interrupts
• Disable interrupts
—Processor will ignore further interrupts whilst
processing one interrupt
—Interrupts remain pending and are checked
after first interrupt has been processed
—Interrupts handled in sequence as they occur
• Define priorities
—Low priority interrupts can be interrupted by
higher priority interrupts
—When higher priority interrupt has been
processed, processor returns to previous
interrupt
Multiple Interrupts - Sequential
Multiple Interrupts – Nested
Time Sequence of Multiple Interrupts
Connecting
• All the units must be connected
• Different type of connection for different
type of unit
—Memory
—Input/Output
—CPU
Computer Modules
Memory Connection
• Receives and sends data
• Receives addresses (of locations)
• Receives control signals
—Read
—Write
—Timing
Input/Output Connection(1)
• Similar to memory from computer’s
viewpoint
• Output
—Receive data from computer
—Send data to peripheral
• Input
—Receive data from peripheral
—Send data to computer
Input/Output Connection(2)
• Receive control signals from computer
• Send control signals to peripherals
—e.g. spin disk
• Receive addresses from computer
—e.g. port number to identify peripheral
• Send interrupt signals (control)
CPU Connection
• Reads instruction and data
• Writes out data (after processing)
• Sends control signals to other units
• Receives (& acts on) interrupts
Buses
• There are a number of possible
interconnection systems
• Single and multiple BUS structures are
most common
• e.g. Control/Address/Data bus (PC)
• e.g. Unibus (DEC-PDP)
What is a Bus?
• A communication pathway connecting two
or more devices
• Usually broadcast
• Often grouped
—A number of channels in one bus
—e.g. 32 bit data bus is 32 separate single bit
channels
• Power lines may not be shown
Data Bus
• Carries data
—Remember that there is no difference between
“data” and “instruction” at this level
• Width is a key determinant of
performance
—8, 16, 32, 64 bit
Address bus
• Identify the source or destination of data
• e.g. CPU needs to read an instruction
(data) from a given location in memory
• Bus width determines maximum memory
capacity of system
—e.g. 8080 has 16 bit address bus giving 64k
address space
Control Bus
• Control and timing information
—Memory read/write signal
—Interrupt request
—Clock signals
Bus Interconnection Scheme
Big and Yellow?
• What do buses look like?
—Parallel lines on circuit boards
—Ribbon cables
—Strip connectors on mother boards
– e.g. PCI
—Sets of wires
Physical Realization of Bus Architecture
Single Bus Problems
• Lots of devices on one bus leads to:
—Propagation delays
– Long data paths mean that co-ordination of bus use
can adversely affect performance
– If aggregate data transfer approaches bus capacity
• Most systems use multiple buses to
overcome these problems
Traditional (ISA)
(with cache)
High Performance Bus
Bus Types
• Dedicated
—Separate data & address lines
• Multiplexed
—Shared lines
—Address valid or data valid control line
—Advantage - fewer lines
—Disadvantages
– More complex control
– Ultimate performance
Bus Arbitration
• More than one module controlling the bus
• e.g. CPU and DMA controller
• Only one module may control bus at one
time
• Arbitration may be centralised or
distributed
Centralised or Distributed Arbitration
• Centralised
—Single hardware device controlling bus access
– Bus Controller
– Arbiter
—May be part of CPU or separate
• Distributed
—Each module may claim the bus
—Control logic on all modules
Timing
• Co-ordination of events on bus
• Synchronous
—Events determined by clock signals
—Control Bus includes clock line
—A single 1-0 is a bus cycle
—All devices can read clock line
—Usually sync on leading edge
—Usually a single cycle for an event
Synchronous Timing Diagram
Asynchronous Timing – Read Diagram
Asynchronous Timing – Write Diagram
PCI Bus
• Peripheral Component Interconnection
• Intel released to public domain
• 32 or 64 bit
• 50 lines
PCI Bus Lines (required)
• Systems lines
—Including clock and reset
• Address & Data
—32 time mux lines for address/data
—Interrupt & validate lines
• Interface Control
• Arbitration
—Not shared
—Direct connection to PCI bus arbiter
• Error lines
PCI Bus Lines (Optional)
• Interrupt lines
—Not shared
• Cache support
• 64-bit Bus Extension
—Additional 32 lines
—Time multiplexed
—2 lines to enable devices to agree to use 64-
bit transfer
• JTAG/Boundary Scan
—For testing procedures
PCI Commands
• Transaction between initiator (master)
and target
• Master claims bus
• Determine type of transaction
—e.g. I/O read/write
• Address phase
• One or more data phases
PCI Read Timing Diagram
PCI Bus Arbiter
PCI Bus Arbitration
Foreground Reading
• Stallings, chapter 3 (all of it)
• www.pcguide.com/ref/mbsys/buses/
• In fact, read the whole site!
• www.pcguide.com/

More Related Content

PPT
03_Top Level View of Computer Function and Interconnection.ppt
Malkhaz Nikolashvili
 
PPT
top level view of computer function and interconnection
Sajid Marwat
 
PPT
Ch_3.pptInnovation technology Innovation technology pptppt
sultanahimed3
 
PPT
03 top level view of computer function and interconnection
Sher Shah Merkhel
 
PPT
03_top-level-view-of-computer-function-and-interconnection.ppt
AmirZaman21
 
PDF
For students wk4_computer_function_and_interconnection
limyamahgoub
 
PPT
03_Buses (1).ppt
WanizaSiddiqui
 
PPT
Report in SAD
jesseledm
 
03_Top Level View of Computer Function and Interconnection.ppt
Malkhaz Nikolashvili
 
top level view of computer function and interconnection
Sajid Marwat
 
Ch_3.pptInnovation technology Innovation technology pptppt
sultanahimed3
 
03 top level view of computer function and interconnection
Sher Shah Merkhel
 
03_top-level-view-of-computer-function-and-interconnection.ppt
AmirZaman21
 
For students wk4_computer_function_and_interconnection
limyamahgoub
 
03_Buses (1).ppt
WanizaSiddiqui
 
Report in SAD
jesseledm
 

Similar to PB3MAT_03Bahan-Bmjvjvchgchgckhguses P5-6.pdf (20)

PPT
Wk 4 top_level_view_of_computer_function_and_interconnection
limyamahgoub
 
PPT
07 input output
Sher Shah Merkhel
 
PPT
03_Top Level View of Computer Function and Interconnection.ppt
ChABiDRazZaQ
 
PPT
Cs intro-ca
aniketbijwe143
 
PPT
07_Input Output_Computer Architecture.ppt
fairuzahmed13579
 
PPT
ch4.ppt
Shubham30007
 
PPT
07 input output
dilip kumar
 
PPT
Input output
Er Girdhari Lal Kumawat
 
PPT
Chapter 3 - Top Level View of Computer / Function and Interconection
César de Souza
 
PPT
Ch 3 95
Jecka Cortez
 
PPTX
Computer organization & architecture chapter-1
Shah Rukh Rayaz
 
PPTX
CO lec.3.pptx ز
aliashraf9689
 
PPT
Counit2 2
Himanshu Dua
 
PDF
computer system structure
HAMZA AHMED
 
PPTX
Chap 3 CA.pptx
SahalAhmed4
 
PDF
AS & A Level Computer Science Chapter 4 Presentation
ArnelAvila6
 
PPT
Cpu
abinarkt
 
PPT
Chapter01 (1).ppt
AvadhRakholiya3
 
PPT
02-archsupport.ppt Architecture Support for OPS
ssuserb53446
 
PPTX
1.1.2 Processor and primary storage components.pptx
LucyNdahambelela
 
Wk 4 top_level_view_of_computer_function_and_interconnection
limyamahgoub
 
07 input output
Sher Shah Merkhel
 
03_Top Level View of Computer Function and Interconnection.ppt
ChABiDRazZaQ
 
Cs intro-ca
aniketbijwe143
 
07_Input Output_Computer Architecture.ppt
fairuzahmed13579
 
ch4.ppt
Shubham30007
 
07 input output
dilip kumar
 
Chapter 3 - Top Level View of Computer / Function and Interconection
César de Souza
 
Ch 3 95
Jecka Cortez
 
Computer organization & architecture chapter-1
Shah Rukh Rayaz
 
CO lec.3.pptx ز
aliashraf9689
 
Counit2 2
Himanshu Dua
 
computer system structure
HAMZA AHMED
 
Chap 3 CA.pptx
SahalAhmed4
 
AS & A Level Computer Science Chapter 4 Presentation
ArnelAvila6
 
Chapter01 (1).ppt
AvadhRakholiya3
 
02-archsupport.ppt Architecture Support for OPS
ssuserb53446
 
1.1.2 Processor and primary storage components.pptx
LucyNdahambelela
 
Ad

More from Join Sigalingging (17)

PPTX
Integrasi AWS Cjdhgddsgfuidfewudfdenter BMKG.pptx
Join Sigalingging
 
PDF
A Beginner’s Guide to Getting Your First Data Science Job.pdf
Join Sigalingging
 
PDF
Fundamentals of Project ManagDSCDFVFDVement .pdf
Join Sigalingging
 
PPT
Bus dan Siste hvgxm Interkoneksi - P3.ppt
Join Sigalingging
 
PPT
arskom_pertemuaghcjhgchgfxjfxjhfxjfn_03.ppt
Join Sigalingging
 
PPTX
Pertemdscfdscfcerfwededqwrfrefuan 8-9.pptx
Join Sigalingging
 
PPTX
Pertemuandfrferferwedwqsdewrfrtegrh 5.pptx
Join Sigalingging
 
PPTX
PertemFCWRFQWDEWFRFRFWEQERFERGTTTuan 3.pptx
Join Sigalingging
 
PPTX
PertemuadscsFSEFWEDFRFWRFQEDEEWFWRFWEn 2.pptx
Join Sigalingging
 
PPTX
Pertemufgfgverfvwdfdfsaxdasdeeqededan 1.pptx
Join Sigalingging
 
PPTX
PertemuaRFFEQRDScdefweadcsdffergftgen 4.pptx
Join Sigalingging
 
PDF
PB13MAT_17_Micro-Prodfgrammed Control.pdf
Join Sigalingging
 
PPT
13711509gcghckjgjcljjhvhvjkhcxjfgjcx,j.ppt
Join Sigalingging
 
PPT
15237197jvkhcjkgckghckghxckgjckufliufi.ppt
Join Sigalingging
 
PPT
IV. Proses-prosadcadasadeafadasfsesdads.ppt
Join Sigalingging
 
PDF
PB1MAT_TIF17 - Pertemuan 1-2ghfctrerdxt.pdf
Join Sigalingging
 
PPTX
20221115 Presentasi_Audiensi di Balai I.pptx
Join Sigalingging
 
Integrasi AWS Cjdhgddsgfuidfewudfdenter BMKG.pptx
Join Sigalingging
 
A Beginner’s Guide to Getting Your First Data Science Job.pdf
Join Sigalingging
 
Fundamentals of Project ManagDSCDFVFDVement .pdf
Join Sigalingging
 
Bus dan Siste hvgxm Interkoneksi - P3.ppt
Join Sigalingging
 
arskom_pertemuaghcjhgchgfxjfxjhfxjfn_03.ppt
Join Sigalingging
 
Pertemdscfdscfcerfwededqwrfrefuan 8-9.pptx
Join Sigalingging
 
Pertemuandfrferferwedwqsdewrfrtegrh 5.pptx
Join Sigalingging
 
PertemFCWRFQWDEWFRFRFWEQERFERGTTTuan 3.pptx
Join Sigalingging
 
PertemuadscsFSEFWEDFRFWRFQEDEEWFWRFWEn 2.pptx
Join Sigalingging
 
Pertemufgfgverfvwdfdfsaxdasdeeqededan 1.pptx
Join Sigalingging
 
PertemuaRFFEQRDScdefweadcsdffergftgen 4.pptx
Join Sigalingging
 
PB13MAT_17_Micro-Prodfgrammed Control.pdf
Join Sigalingging
 
13711509gcghckjgjcljjhvhvjkhcxjfgjcx,j.ppt
Join Sigalingging
 
15237197jvkhcjkgckghckghxckgjckufliufi.ppt
Join Sigalingging
 
IV. Proses-prosadcadasadeafadasfsesdads.ppt
Join Sigalingging
 
PB1MAT_TIF17 - Pertemuan 1-2ghfctrerdxt.pdf
Join Sigalingging
 
20221115 Presentasi_Audiensi di Balai I.pptx
Join Sigalingging
 
Ad

Recently uploaded (20)

PDF
Personal storyboard project for the ol’ portfolio
Max Lawson
 
PPTX
TDXFYIYILFXDGFFGUYIFXGFXGFHYUYIOFHXFHFYIOIUYYFDHFGUYILPPT.pptx
dilludcruz
 
PPTX
PPP;O'P;IYHFDSDFGYUIKHTLIUYHGDFGHJILUYGT.pptx
dilludcruz
 
PPTX
电子版本制作约克圣约翰大学毕业证学历认证学位证展示学历学位证制作
6b9ab940
 
PDF
-----Rk Narayan's THE GUIDE.ppt.pdf-----
jayparmar101626
 
PPTX
3rd week continents.pptxsswdewceceededede
EmanEssa14
 
PPTX
Theatre of the Absurd: Understanding the Philosophy Behind Absurdist Drama
maxmag791
 
PPTX
Amanat Mann IPS Solving The Third Key – A Silent Game of Justice.pptx
vijayrahavin
 
PDF
The Serious Men A novel by Manu Joseph.pdf
AmaanMirza17
 
PDF
RECEPTION PROGRAMME - RECEPTION PROGRAMME
Kweku Zurek
 
PPTX
90's Kallinvhvhvugguygubibiytggjrbkg.pptx
bhaswatideka11
 
PPTX
EXP 401- On farm Advisory for Soil Health, Water Quality and Plant Nutrition....
AbedhSabu
 
PPTX
一比一还原日本工业大学毕业证/NIT毕业证书2025原版定制成绩单
e7nw4o4
 
PDF
Keep It Short: India's Talent Launchpad for Filmmakers
Cinystore Technologies
 
DOCX
Jumping Jacks_ The Timeless Powerhouse of Fitness.docx
Custom Printing Boxes
 
PPTX
wavegamhjhvhjghjfyufffghfghing_finaldeck.pptx
sampleacc835
 
PDF
Alizeh: A Radiant Icon Among Pakistani Clothing Brands for Women’s Ethnic Fas...
Alizeh Fashion
 
PPTX
Understanding RCS Communication Features and Benefits_ (1).pptx
Times Mobile
 
PDF
The Adventures of Master Faridi and Asim &The Secret of Mystery Island
hamid801536
 
PPTX
Entrepreneurship innovator Chapter 1-PPT.pptx
ahmed5156
 
Personal storyboard project for the ol’ portfolio
Max Lawson
 
TDXFYIYILFXDGFFGUYIFXGFXGFHYUYIOFHXFHFYIOIUYYFDHFGUYILPPT.pptx
dilludcruz
 
PPP;O'P;IYHFDSDFGYUIKHTLIUYHGDFGHJILUYGT.pptx
dilludcruz
 
电子版本制作约克圣约翰大学毕业证学历认证学位证展示学历学位证制作
6b9ab940
 
-----Rk Narayan's THE GUIDE.ppt.pdf-----
jayparmar101626
 
3rd week continents.pptxsswdewceceededede
EmanEssa14
 
Theatre of the Absurd: Understanding the Philosophy Behind Absurdist Drama
maxmag791
 
Amanat Mann IPS Solving The Third Key – A Silent Game of Justice.pptx
vijayrahavin
 
The Serious Men A novel by Manu Joseph.pdf
AmaanMirza17
 
RECEPTION PROGRAMME - RECEPTION PROGRAMME
Kweku Zurek
 
90's Kallinvhvhvugguygubibiytggjrbkg.pptx
bhaswatideka11
 
EXP 401- On farm Advisory for Soil Health, Water Quality and Plant Nutrition....
AbedhSabu
 
一比一还原日本工业大学毕业证/NIT毕业证书2025原版定制成绩单
e7nw4o4
 
Keep It Short: India's Talent Launchpad for Filmmakers
Cinystore Technologies
 
Jumping Jacks_ The Timeless Powerhouse of Fitness.docx
Custom Printing Boxes
 
wavegamhjhvhjghjfyufffghfghing_finaldeck.pptx
sampleacc835
 
Alizeh: A Radiant Icon Among Pakistani Clothing Brands for Women’s Ethnic Fas...
Alizeh Fashion
 
Understanding RCS Communication Features and Benefits_ (1).pptx
Times Mobile
 
The Adventures of Master Faridi and Asim &The Secret of Mystery Island
hamid801536
 
Entrepreneurship innovator Chapter 1-PPT.pptx
ahmed5156
 

PB3MAT_03Bahan-Bmjvjvchgchgckhguses P5-6.pdf

  • 1. William Stallings Computer Organization and Architecture 7th Edition Chapter 3 System Buses
  • 2. Program Concept • Hardwired systems are inflexible • General purpose hardware can do different tasks, given correct control signals • Instead of re-wiring, supply a new set of control signals
  • 3. What is a program? • A sequence of steps • For each step, an arithmetic or logical operation is done • For each operation, a different set of control signals is needed
  • 4. Function of Control Unit • For each operation a unique code is provided —e.g. ADD, MOVE • A hardware segment accepts the code and issues the control signals • We have a computer!
  • 5. Components • The Control Unit and the Arithmetic and Logic Unit constitute the Central Processing Unit • Data and instructions need to get into the system and results out —Input/output • Temporary storage of code and results is needed —Main memory
  • 7. Instruction Cycle • Two steps: —Fetch —Execute
  • 8. Fetch Cycle • Program Counter (PC) holds address of next instruction to fetch • Processor fetches instruction from memory location pointed to by PC • Increment PC —Unless told otherwise • Instruction loaded into Instruction Register (IR) • Processor interprets instruction and performs required actions
  • 9. Execute Cycle • Processor-memory —data transfer between CPU and main memory • Processor I/O —Data transfer between CPU and I/O module • Data processing —Some arithmetic or logical operation on data • Control —Alteration of sequence of operations —e.g. jump • Combination of above
  • 10. Example of Program Execution
  • 12. Interrupts • Mechanism by which other modules (e.g. I/O) may interrupt normal sequence of processing • Program —e.g. overflow, division by zero • Timer —Generated by internal processor timer —Used in pre-emptive multi-tasking • I/O —from I/O controller • Hardware failure —e.g. memory parity error
  • 14. Interrupt Cycle • Added to instruction cycle • Processor checks for interrupt —Indicated by an interrupt signal • If no interrupt, fetch next instruction • If interrupt pending: —Suspend execution of current program —Save context —Set PC to start address of interrupt handler routine —Process interrupt —Restore context and continue interrupted program
  • 15. Transfer of Control via Interrupts
  • 19. Instruction Cycle (with Interrupts) - State Diagram
  • 20. Multiple Interrupts • Disable interrupts —Processor will ignore further interrupts whilst processing one interrupt —Interrupts remain pending and are checked after first interrupt has been processed —Interrupts handled in sequence as they occur • Define priorities —Low priority interrupts can be interrupted by higher priority interrupts —When higher priority interrupt has been processed, processor returns to previous interrupt
  • 21. Multiple Interrupts - Sequential
  • 23. Time Sequence of Multiple Interrupts
  • 24. Connecting • All the units must be connected • Different type of connection for different type of unit —Memory —Input/Output —CPU
  • 26. Memory Connection • Receives and sends data • Receives addresses (of locations) • Receives control signals —Read —Write —Timing
  • 27. Input/Output Connection(1) • Similar to memory from computer’s viewpoint • Output —Receive data from computer —Send data to peripheral • Input —Receive data from peripheral —Send data to computer
  • 28. Input/Output Connection(2) • Receive control signals from computer • Send control signals to peripherals —e.g. spin disk • Receive addresses from computer —e.g. port number to identify peripheral • Send interrupt signals (control)
  • 29. CPU Connection • Reads instruction and data • Writes out data (after processing) • Sends control signals to other units • Receives (& acts on) interrupts
  • 30. Buses • There are a number of possible interconnection systems • Single and multiple BUS structures are most common • e.g. Control/Address/Data bus (PC) • e.g. Unibus (DEC-PDP)
  • 31. What is a Bus? • A communication pathway connecting two or more devices • Usually broadcast • Often grouped —A number of channels in one bus —e.g. 32 bit data bus is 32 separate single bit channels • Power lines may not be shown
  • 32. Data Bus • Carries data —Remember that there is no difference between “data” and “instruction” at this level • Width is a key determinant of performance —8, 16, 32, 64 bit
  • 33. Address bus • Identify the source or destination of data • e.g. CPU needs to read an instruction (data) from a given location in memory • Bus width determines maximum memory capacity of system —e.g. 8080 has 16 bit address bus giving 64k address space
  • 34. Control Bus • Control and timing information —Memory read/write signal —Interrupt request —Clock signals
  • 36. Big and Yellow? • What do buses look like? —Parallel lines on circuit boards —Ribbon cables —Strip connectors on mother boards – e.g. PCI —Sets of wires
  • 37. Physical Realization of Bus Architecture
  • 38. Single Bus Problems • Lots of devices on one bus leads to: —Propagation delays – Long data paths mean that co-ordination of bus use can adversely affect performance – If aggregate data transfer approaches bus capacity • Most systems use multiple buses to overcome these problems
  • 41. Bus Types • Dedicated —Separate data & address lines • Multiplexed —Shared lines —Address valid or data valid control line —Advantage - fewer lines —Disadvantages – More complex control – Ultimate performance
  • 42. Bus Arbitration • More than one module controlling the bus • e.g. CPU and DMA controller • Only one module may control bus at one time • Arbitration may be centralised or distributed
  • 43. Centralised or Distributed Arbitration • Centralised —Single hardware device controlling bus access – Bus Controller – Arbiter —May be part of CPU or separate • Distributed —Each module may claim the bus —Control logic on all modules
  • 44. Timing • Co-ordination of events on bus • Synchronous —Events determined by clock signals —Control Bus includes clock line —A single 1-0 is a bus cycle —All devices can read clock line —Usually sync on leading edge —Usually a single cycle for an event
  • 46. Asynchronous Timing – Read Diagram
  • 47. Asynchronous Timing – Write Diagram
  • 48. PCI Bus • Peripheral Component Interconnection • Intel released to public domain • 32 or 64 bit • 50 lines
  • 49. PCI Bus Lines (required) • Systems lines —Including clock and reset • Address & Data —32 time mux lines for address/data —Interrupt & validate lines • Interface Control • Arbitration —Not shared —Direct connection to PCI bus arbiter • Error lines
  • 50. PCI Bus Lines (Optional) • Interrupt lines —Not shared • Cache support • 64-bit Bus Extension —Additional 32 lines —Time multiplexed —2 lines to enable devices to agree to use 64- bit transfer • JTAG/Boundary Scan —For testing procedures
  • 51. PCI Commands • Transaction between initiator (master) and target • Master claims bus • Determine type of transaction —e.g. I/O read/write • Address phase • One or more data phases
  • 52. PCI Read Timing Diagram
  • 55. Foreground Reading • Stallings, chapter 3 (all of it) • www.pcguide.com/ref/mbsys/buses/ • In fact, read the whole site! • www.pcguide.com/