SlideShare a Scribd company logo
Group :4
• Roll Number :001
• Roll Number :033
• Roll Number :035
• Roll Number :041
• Roll Number:045
University Of Gujrat
PROTECTED MODE MEMORY
ADDRESSING
PROTECTED MODE MEMORY ADDRESSING
• Protected mode memory addressing allows access to data
and programs located above the first 1M byte of memory.
• Addressing this extended section of the memory system
requires a change to the segment plus an offset addressing
scheme used with real mode memory addressing.
PROTECTED MODE MEMORY ADDRESSING
• In protected addressing mode segments can be of variable
size(below or above 64 KB).
• Some system control instructions are only valid in the
protected mode.
• The offset part of the memory address is still the same as in
real addressing mode. However, when in the protected mode,
the processor can work either with 16-bit offsets or with 32-
bit offsets.
PROTECTED MODE MEMORY ADDRESSING
• A 32-bit offset allows segments of up to 4G bytes. Notice that
in real-mode the only available instruction mode is the 16-bit
mode.
• One difference between real and protected addressing mode is
that the segment address, as discussed with real mode memory
addressing, is no longer present in the protected mode.
PROTECTED MODE MEMORY ADDRESSING
• In place of the segment address, the segment register contains a
selector
• The selector selects a descriptor from a descriptor table.
• The descriptor describes the memory segment's location,
length, and access rights. This is similar to selecting one card
from a deck of cards in one's pocket.
PROTECTED MODE MEMORY ADDRESSING
• The selector, located in the segment register, selects one of
8192 descriptors from one of two tables of descriptors
(stored in memory): the global and local descriptor tables.
The descriptor describes the location, length and access
rights of the memory segment.
• Each descriptor is 8 bytes long.
PROTECTED MODE MEMORY ADDRESSING
• The 8192 descriptor table requires 8 * 8192 = 64K bytes of
memory.
INTRO TO PROTECTED MODE
MEMORY ADDRESSING
 Data and programs located within & above the first 1M byte of memory
• Protected mode is where Windows operates.
• The segment register contains a selector that selects a descriptor from a
descriptor table.
• The descriptor describes the memory segment’s location, length, and
access rights.
Selectors and Descriptors
• The selector is located in the segment register
• Describes the location, length, and access rights of the segment of
memory.
• it selects one of 8192 descriptors from one
of two tables of descriptors.
• Indirectly, the register still selects a memory segment, but not directly
as in real mode.
Descriptors table•
• Two types of Descriptor table selected by the segment register.
• Global descriptors contain segment definitions that apply to all programs.
• a global descriptor might be called a system descriptor
• Local descriptors are usually unique to an application.
• Local descriptor an application descriptor .
• global and local descriptor tables are a
maximum of 64K bytes in length
The format of a descriptor for the 80286 .
Explanation
• each descriptor is 8 bytes in length.
• The base address of the descriptor indicates the starting location of the
memory segment.
• The G, or granularity bit allows a segment length of 4K to 4G bytes in
steps of 4K bytes.
• 32-bit offset address allows segment lengths of 4G bytes
• 16-bit offset address allows segment lengths of 64K bytes.
The access rights byte for the 80286 descriptor
The access rights byte controls access to the
protected mode segment
• describes segment function in the system and allows complete
control over the segment
• if the segment is a data segment, the direction of growth is
specified
• If the segment grows beyond its limit,the
• operating system is interrupted, indicating
a general protection fault.
The contents of a segment register during protected mode
operation of the 80286 microprocessors.
 Descriptors are chosen from the descriptor table by the
segment register.
• register contains a 13-bit selector field, a table selector bit, and
requested privilege level field.
• The TI bit selects either the global or the local descriptor table.
• Requested Privilege Level (RPL) requests the access privilege
level of a memory segment.
Example
Explanation
 the segment register, containing a selector.
 chooses a descriptor from the global descriptor table.
 The entry in the global descriptor table selects a segment in the
memory system
 Descriptor zero is called the null descriptor, must contain all zeros,
and may not be used for accessing memory.
Memory Addressing
Memory Paging
Memory Paging
 In the paging memory-management scheme, the operating system
retrieves data from secondary storage in same-size blocks
called pages.
 The Memory management unit consists of
 Segmentation unit and
 Paging unit.
 Segmentation unit allows segments of size 4Gbytes at max.
 The Paging unit organizes the physical memory in terms of pages
of 4kbytes size each.
 Mechanism available in the 80386 and up.
Allows a linear address ( program generated ) of a program to be
located in any portion of physical memory.
Paging unit works under the control of the segmentation unit, i.e.
each segment is further divided into pages.
 The linear address is invisibly translated to any physical address
Through paging to the hard disk drive and paging to the memory
through the memory paging unit, any Windows application can be
executed
GenerateProgram Linear Address Through Paging
Physical
Address
 The name EMM386 was used for the expanded memory managers of
both Microsoft's and MS-DOS which created expanded memory
using extended memory on Intel 80386 CPUs.
 Expanded memory is a system that provided additional memory
to DOS programs beyond the limit of conventional memory .
 The paging system operates in both real and protected mode.
The paging unit is controlled by the microprocessors control registers:
Paging Registers
 It is enabled by setting the PG bit to 1 (left most bit in CR0 ).
(If set to 0, linear addresses are physical addresses).
 CR3 contains the page directory "physical" base address.
 Each page directory entry contain 1024 directory entries of 4 byte each.
 Each page directory entry addresses a page table that contains up to 1024
entries.
Protected mode memory addressing 8086
Count….
The virtual address is broken into three pieces
 Directory : Each page directory addresses a 4MB section of main
mem.
 Page Table : Each page table entry addresses a 4KB section of main
mem.
 Offset : Specifies the byte in the page.
Memory Addressing

More Related Content

What's hot (20)

PPTX
80386 & 80486
RakeshKumarSharma46
 
PPTX
Direct Memory Access
Hetauda City College
 
PDF
Keypad Interfacing with 8051 Microcontroller
Sudhanshu Janwadkar
 
PDF
Memory segmentation-of-8086
mudulin
 
PPTX
8051 memory
Mayank Garg
 
PPTX
8051 Microcontroller PPT's By Er. Swapnil Kaware
Prof. Swapnil V. Kaware
 
PPTX
Programmers model of 8086
KunalPatel260
 
PPT
Architecture of 8086 Microprocessor
Mustapha Fatty
 
PPTX
INTEL 80386 MICROPROCESSOR
Annies Minu
 
PPTX
Pin digram of 8086
RJ
 
PPTX
Data transfer techniques 8085
ShivamSood22
 
PPTX
Modes of 80386
aviban
 
PPTX
Register Organisation of 8086 Microprocessor
Nikhil Kumar
 
PPTX
8086 Microprocessor Pipeline Architecture.pptx
Green University of Bangladesh
 
PPT
Serial Peripheral Interface(SPI)
Dhaval Kaneria
 
PPTX
Presentation on 8086 Microprocessor
Nahian Ahmed
 
PPT
8086
Ravi Anand
 
PDF
Unit 2 mpmc
tamilnesaner
 
PPT
Introduction to msp430
Harsha herle
 
80386 & 80486
RakeshKumarSharma46
 
Direct Memory Access
Hetauda City College
 
Keypad Interfacing with 8051 Microcontroller
Sudhanshu Janwadkar
 
Memory segmentation-of-8086
mudulin
 
8051 memory
Mayank Garg
 
8051 Microcontroller PPT's By Er. Swapnil Kaware
Prof. Swapnil V. Kaware
 
Programmers model of 8086
KunalPatel260
 
Architecture of 8086 Microprocessor
Mustapha Fatty
 
INTEL 80386 MICROPROCESSOR
Annies Minu
 
Pin digram of 8086
RJ
 
Data transfer techniques 8085
ShivamSood22
 
Modes of 80386
aviban
 
Register Organisation of 8086 Microprocessor
Nikhil Kumar
 
8086 Microprocessor Pipeline Architecture.pptx
Green University of Bangladesh
 
Serial Peripheral Interface(SPI)
Dhaval Kaneria
 
Presentation on 8086 Microprocessor
Nahian Ahmed
 
Unit 2 mpmc
tamilnesaner
 
Introduction to msp430
Harsha herle
 

Viewers also liked (20)

PPTX
Microprocessor Protected Mode Memory addressing By DHEERAJ KATARIA
Dheeraj Kataria
 
PPTX
Protection mode
Deepak Kumar
 
PPTX
Addressing Modes Of 8086
Ikhlas Rahman
 
PPT
The 80386 80486
Ancy Varghese
 
PPT
1327 Addressing Modes Of 8086
techbed
 
PDF
8086 microprocessor
Teja Bheemanapally
 
PPT
80286 microprocessor
Avin Mathew
 
PPTX
3. adressingmodes1
Bhargav Veepuri
 
PDF
Protection 80386
Akshay Nagpurkar
 
PPTX
Architecture of 80286 microprocessor
Syed Ahmed Zaki
 
PPT
The Intel 8086 microprocessor
George Thomas
 
PPTX
Addressing mode of 80286 microprocessor
pal bhumit
 
PPTX
8086 microprocessor-architecture
prasadpawaskar
 
PDF
معماری ماشین های پیشرفته کم دستور
Amir Reza Asadi
 
PPTX
Documention
Mohammad Amin Amjadi
 
PPTX
Timer
Aisu
 
PPTX
8086 introduction
Jalindar Karande
 
PPT
8254 PIT
deval patel
 
Microprocessor Protected Mode Memory addressing By DHEERAJ KATARIA
Dheeraj Kataria
 
Protection mode
Deepak Kumar
 
Addressing Modes Of 8086
Ikhlas Rahman
 
The 80386 80486
Ancy Varghese
 
1327 Addressing Modes Of 8086
techbed
 
8086 microprocessor
Teja Bheemanapally
 
80286 microprocessor
Avin Mathew
 
3. adressingmodes1
Bhargav Veepuri
 
Protection 80386
Akshay Nagpurkar
 
Architecture of 80286 microprocessor
Syed Ahmed Zaki
 
The Intel 8086 microprocessor
George Thomas
 
Addressing mode of 80286 microprocessor
pal bhumit
 
8086 microprocessor-architecture
prasadpawaskar
 
معماری ماشین های پیشرفته کم دستور
Amir Reza Asadi
 
Timer
Aisu
 
8086 introduction
Jalindar Karande
 
8254 PIT
deval patel
 
Ad

Similar to Protected mode memory addressing 8086 (20)

PPTX
Protected addressing mode and Paging
marada0033
 
PPT
Chapter2.3 4-mikroprocessor
teknik komputer ui
 
PPTX
It322 intro 2
J Cza Àkera
 
PDF
PAI Unit 2 Segmentation in 80386 microprocessor
KanchanPatil34
 
PDF
80386 Basic Programming Model and Application
GilbeysJhonLadion2
 
PPTX
32- bit Microprocessor-Indtel 80386.pptx
Yuvraj994432
 
PPTX
jdsbfvkjsdbfvbasibgvyisbvilawbvslaksbvlawbvrab
f20230225
 
PPTX
UNIT-3.pptx digital electronics system 34
POOJABHOITE5
 
PPT
ADVANCED MICROPROCESSORS featuers, block diagram and register organization.ppt
NaganarasaiahGoud
 
PDF
Pc x86 under the hood outline
Sergei Iashin
 
PDF
Cs14 406 80386-mod1
Akhila Rahul
 
PDF
PAI Unit 3 Paging in 80386 Microporcessor
KanchanPatil34
 
PPT
80286 education project compiter application .ppt
deepparmar73
 
PPTX
80386.pptx
DrRaskarSandeepCompu
 
PPT
80386
anita bodke
 
PPT
Architecture_of_80386_Micropro-An Introduction
rajasekarandpm
 
PPTX
X86 Architecture
IGZ Software house
 
PPT
Architecture_of_80386_Microprocessor - Inroduction
rajasekarandpm
 
PDF
80386_AKRay.pdf study computer programme
deepparmar73
 
Protected addressing mode and Paging
marada0033
 
Chapter2.3 4-mikroprocessor
teknik komputer ui
 
It322 intro 2
J Cza Àkera
 
PAI Unit 2 Segmentation in 80386 microprocessor
KanchanPatil34
 
80386 Basic Programming Model and Application
GilbeysJhonLadion2
 
32- bit Microprocessor-Indtel 80386.pptx
Yuvraj994432
 
jdsbfvkjsdbfvbasibgvyisbvilawbvslaksbvlawbvrab
f20230225
 
UNIT-3.pptx digital electronics system 34
POOJABHOITE5
 
ADVANCED MICROPROCESSORS featuers, block diagram and register organization.ppt
NaganarasaiahGoud
 
Pc x86 under the hood outline
Sergei Iashin
 
Cs14 406 80386-mod1
Akhila Rahul
 
PAI Unit 3 Paging in 80386 Microporcessor
KanchanPatil34
 
80286 education project compiter application .ppt
deepparmar73
 
Architecture_of_80386_Micropro-An Introduction
rajasekarandpm
 
X86 Architecture
IGZ Software house
 
Architecture_of_80386_Microprocessor - Inroduction
rajasekarandpm
 
80386_AKRay.pdf study computer programme
deepparmar73
 
Ad

More from University of Gujrat, Pakistan (20)

PPTX
Natural disasters of pakistan
University of Gujrat, Pakistan
 
PPTX
Dual combustion cycle
University of Gujrat, Pakistan
 
PPT
Constitutional development of pakistan since 1947 to thereayf
University of Gujrat, Pakistan
 
PPT
Letter writing (Communication Skills)
University of Gujrat, Pakistan
 
PPTX
Architecture of high end processors
University of Gujrat, Pakistan
 
PPTX
Architecture of pentium family
University of Gujrat, Pakistan
 
PPTX
Bus interface 8086
University of Gujrat, Pakistan
 
PPTX
Internal microprocessor architecture
University of Gujrat, Pakistan
 
PPTX
Multiplication & division instructions microprocessor 8086
University of Gujrat, Pakistan
 
PPTX
Wireless sensors network in Avionic control system
University of Gujrat, Pakistan
 
PPTX
An autonomous uav with an optical flow sensor
University of Gujrat, Pakistan
 
PPTX
Passive Thermal management for avionics in high temperature environment
University of Gujrat, Pakistan
 
PPTX
Future Integrated Systems Concept for Preventing Aircraft Loss-of-Control (L...
University of Gujrat, Pakistan
 
PPTX
Hardware implementation of cots avionics system on unmanned
University of Gujrat, Pakistan
 
PPTX
A wireless sensors network in Aircraft Control Systems
University of Gujrat, Pakistan
 
PPTX
Helicopter Automation Using Low Cost Sensors
University of Gujrat, Pakistan
 
Natural disasters of pakistan
University of Gujrat, Pakistan
 
Dual combustion cycle
University of Gujrat, Pakistan
 
Constitutional development of pakistan since 1947 to thereayf
University of Gujrat, Pakistan
 
Letter writing (Communication Skills)
University of Gujrat, Pakistan
 
Architecture of high end processors
University of Gujrat, Pakistan
 
Architecture of pentium family
University of Gujrat, Pakistan
 
Bus interface 8086
University of Gujrat, Pakistan
 
Internal microprocessor architecture
University of Gujrat, Pakistan
 
Multiplication & division instructions microprocessor 8086
University of Gujrat, Pakistan
 
Wireless sensors network in Avionic control system
University of Gujrat, Pakistan
 
An autonomous uav with an optical flow sensor
University of Gujrat, Pakistan
 
Passive Thermal management for avionics in high temperature environment
University of Gujrat, Pakistan
 
Future Integrated Systems Concept for Preventing Aircraft Loss-of-Control (L...
University of Gujrat, Pakistan
 
Hardware implementation of cots avionics system on unmanned
University of Gujrat, Pakistan
 
A wireless sensors network in Aircraft Control Systems
University of Gujrat, Pakistan
 
Helicopter Automation Using Low Cost Sensors
University of Gujrat, Pakistan
 

Recently uploaded (20)

PDF
Ethics and Trustworthy AI in Healthcare – Governing Sensitive Data, Profiling...
AlqualsaDIResearchGr
 
PDF
Design Thinking basics for Engineers.pdf
CMR University
 
PDF
International Journal of Information Technology Convergence and services (IJI...
ijitcsjournal4
 
PPTX
Introduction to Design of Machine Elements
PradeepKumarS27
 
PPTX
原版一样(Acadia毕业证书)加拿大阿卡迪亚大学毕业证办理方法
Taqyea
 
PPTX
美国电子版毕业证南卡罗莱纳大学上州分校水印成绩单USC学费发票定做学位证书编号怎么查
Taqyea
 
DOC
MRRS Strength and Durability of Concrete
CivilMythili
 
PPTX
Product Development & DevelopmentLecture02.pptx
zeeshanwazir2
 
PPTX
Green Building & Energy Conservation ppt
Sagar Sarangi
 
PDF
Introduction to Productivity and Quality
মোঃ ফুরকান উদ্দিন জুয়েল
 
PDF
Reasons for the succes of MENARD PRESSUREMETER.pdf
majdiamz
 
PPTX
GitOps_Repo_Structure for begeinner(Scaffolindg)
DanialHabibi2
 
PPTX
Damage of stability of a ship and how its change .pptx
ehamadulhaque
 
PDF
PORTFOLIO Golam Kibria Khan — architect with a passion for thoughtful design...
MasumKhan59
 
PPTX
Worm gear strength and wear calculation as per standard VB Bhandari Databook.
shahveer210504
 
PPTX
Evaluation and thermal analysis of shell and tube heat exchanger as per requi...
shahveer210504
 
PPTX
Hashing Introduction , hash functions and techniques
sailajam21
 
DOCX
8th International Conference on Electrical Engineering (ELEN 2025)
elelijjournal653
 
PPTX
Solar Thermal Energy System Seminar.pptx
Gpc Purapuza
 
PPTX
GitOps_Without_K8s_Training_detailed git repository
DanialHabibi2
 
Ethics and Trustworthy AI in Healthcare – Governing Sensitive Data, Profiling...
AlqualsaDIResearchGr
 
Design Thinking basics for Engineers.pdf
CMR University
 
International Journal of Information Technology Convergence and services (IJI...
ijitcsjournal4
 
Introduction to Design of Machine Elements
PradeepKumarS27
 
原版一样(Acadia毕业证书)加拿大阿卡迪亚大学毕业证办理方法
Taqyea
 
美国电子版毕业证南卡罗莱纳大学上州分校水印成绩单USC学费发票定做学位证书编号怎么查
Taqyea
 
MRRS Strength and Durability of Concrete
CivilMythili
 
Product Development & DevelopmentLecture02.pptx
zeeshanwazir2
 
Green Building & Energy Conservation ppt
Sagar Sarangi
 
Introduction to Productivity and Quality
মোঃ ফুরকান উদ্দিন জুয়েল
 
Reasons for the succes of MENARD PRESSUREMETER.pdf
majdiamz
 
GitOps_Repo_Structure for begeinner(Scaffolindg)
DanialHabibi2
 
Damage of stability of a ship and how its change .pptx
ehamadulhaque
 
PORTFOLIO Golam Kibria Khan — architect with a passion for thoughtful design...
MasumKhan59
 
Worm gear strength and wear calculation as per standard VB Bhandari Databook.
shahveer210504
 
Evaluation and thermal analysis of shell and tube heat exchanger as per requi...
shahveer210504
 
Hashing Introduction , hash functions and techniques
sailajam21
 
8th International Conference on Electrical Engineering (ELEN 2025)
elelijjournal653
 
Solar Thermal Energy System Seminar.pptx
Gpc Purapuza
 
GitOps_Without_K8s_Training_detailed git repository
DanialHabibi2
 

Protected mode memory addressing 8086

  • 1. Group :4 • Roll Number :001 • Roll Number :033 • Roll Number :035 • Roll Number :041 • Roll Number:045 University Of Gujrat
  • 3. PROTECTED MODE MEMORY ADDRESSING • Protected mode memory addressing allows access to data and programs located above the first 1M byte of memory. • Addressing this extended section of the memory system requires a change to the segment plus an offset addressing scheme used with real mode memory addressing.
  • 4. PROTECTED MODE MEMORY ADDRESSING • In protected addressing mode segments can be of variable size(below or above 64 KB). • Some system control instructions are only valid in the protected mode. • The offset part of the memory address is still the same as in real addressing mode. However, when in the protected mode, the processor can work either with 16-bit offsets or with 32- bit offsets.
  • 5. PROTECTED MODE MEMORY ADDRESSING • A 32-bit offset allows segments of up to 4G bytes. Notice that in real-mode the only available instruction mode is the 16-bit mode. • One difference between real and protected addressing mode is that the segment address, as discussed with real mode memory addressing, is no longer present in the protected mode.
  • 6. PROTECTED MODE MEMORY ADDRESSING • In place of the segment address, the segment register contains a selector • The selector selects a descriptor from a descriptor table. • The descriptor describes the memory segment's location, length, and access rights. This is similar to selecting one card from a deck of cards in one's pocket.
  • 7. PROTECTED MODE MEMORY ADDRESSING • The selector, located in the segment register, selects one of 8192 descriptors from one of two tables of descriptors (stored in memory): the global and local descriptor tables. The descriptor describes the location, length and access rights of the memory segment. • Each descriptor is 8 bytes long.
  • 8. PROTECTED MODE MEMORY ADDRESSING • The 8192 descriptor table requires 8 * 8192 = 64K bytes of memory.
  • 9. INTRO TO PROTECTED MODE MEMORY ADDRESSING  Data and programs located within & above the first 1M byte of memory • Protected mode is where Windows operates. • The segment register contains a selector that selects a descriptor from a descriptor table. • The descriptor describes the memory segment’s location, length, and access rights.
  • 10. Selectors and Descriptors • The selector is located in the segment register • Describes the location, length, and access rights of the segment of memory. • it selects one of 8192 descriptors from one of two tables of descriptors. • Indirectly, the register still selects a memory segment, but not directly as in real mode.
  • 11. Descriptors table• • Two types of Descriptor table selected by the segment register. • Global descriptors contain segment definitions that apply to all programs. • a global descriptor might be called a system descriptor • Local descriptors are usually unique to an application. • Local descriptor an application descriptor . • global and local descriptor tables are a maximum of 64K bytes in length
  • 12. The format of a descriptor for the 80286 .
  • 13. Explanation • each descriptor is 8 bytes in length. • The base address of the descriptor indicates the starting location of the memory segment. • The G, or granularity bit allows a segment length of 4K to 4G bytes in steps of 4K bytes. • 32-bit offset address allows segment lengths of 4G bytes • 16-bit offset address allows segment lengths of 64K bytes.
  • 14. The access rights byte for the 80286 descriptor
  • 15. The access rights byte controls access to the protected mode segment • describes segment function in the system and allows complete control over the segment • if the segment is a data segment, the direction of growth is specified • If the segment grows beyond its limit,the • operating system is interrupted, indicating a general protection fault.
  • 16. The contents of a segment register during protected mode operation of the 80286 microprocessors.
  • 17.  Descriptors are chosen from the descriptor table by the segment register. • register contains a 13-bit selector field, a table selector bit, and requested privilege level field. • The TI bit selects either the global or the local descriptor table. • Requested Privilege Level (RPL) requests the access privilege level of a memory segment.
  • 19. Explanation  the segment register, containing a selector.  chooses a descriptor from the global descriptor table.  The entry in the global descriptor table selects a segment in the memory system  Descriptor zero is called the null descriptor, must contain all zeros, and may not be used for accessing memory.
  • 21. Memory Paging  In the paging memory-management scheme, the operating system retrieves data from secondary storage in same-size blocks called pages.  The Memory management unit consists of  Segmentation unit and  Paging unit.  Segmentation unit allows segments of size 4Gbytes at max.  The Paging unit organizes the physical memory in terms of pages of 4kbytes size each.
  • 22.  Mechanism available in the 80386 and up. Allows a linear address ( program generated ) of a program to be located in any portion of physical memory. Paging unit works under the control of the segmentation unit, i.e. each segment is further divided into pages.
  • 23.  The linear address is invisibly translated to any physical address Through paging to the hard disk drive and paging to the memory through the memory paging unit, any Windows application can be executed GenerateProgram Linear Address Through Paging Physical Address
  • 24.  The name EMM386 was used for the expanded memory managers of both Microsoft's and MS-DOS which created expanded memory using extended memory on Intel 80386 CPUs.  Expanded memory is a system that provided additional memory to DOS programs beyond the limit of conventional memory .  The paging system operates in both real and protected mode.
  • 25. The paging unit is controlled by the microprocessors control registers:
  • 26. Paging Registers  It is enabled by setting the PG bit to 1 (left most bit in CR0 ). (If set to 0, linear addresses are physical addresses).  CR3 contains the page directory "physical" base address.  Each page directory entry contain 1024 directory entries of 4 byte each.  Each page directory entry addresses a page table that contains up to 1024 entries.
  • 28. Count…. The virtual address is broken into three pieces  Directory : Each page directory addresses a 4MB section of main mem.  Page Table : Each page table entry addresses a 4KB section of main mem.  Offset : Specifies the byte in the page.