SlideShare a Scribd company logo
Sequential Circuit  Latch & Flip-flop
Contents Introduction Memory Element Latch SR latch D latch Flip-flop SR flip-flop D flip-flop JK flip-flop T flip-flop
Introduction Sequential circuit consists of feedback path and several memory elements Sequential circuit = Combinational Logic +    Memory Elements
Introduction There are two types of sequential circuit  Synchronous – output change at certain time Asynchronous – output change any time Multivibrator – sequential circuit category – can be Bistable – consist of two stable condition Monostable – consist of one stable condition Astable -  no stable condition Bistable logic device is latch and flip-flop Latch and flip-flop differ by the method used to change stable condition
Memory Element Memory element device that can remember a value for a certain period, or change value based on the input instruction Example: Latch and flip-flop Commands for latches include set and reset commands
Memory Element Flip-flop is a memory element which change its condition based on clock signal Clock is a square waveform
Memory Element There are two types of trigger/activator Pulse triggered Edge triggered Pulse triggered Latch ON=1, OFF=0 Edge triggered Flip-flop Positive edge triggered (ON=when 0 to 1, OFF=other time) Negative edge triggered (ON=when 1 to 0, OFF=other time)
SR Latch Output has complement: Q and Q’ When Q HIGH, latch in SET condition When Q LOW, latch in RESET condition For SR with active high input (also known as NOR gate latch) R = HIGH (and S=LOW) – RESET condition S = HIGH (and R=LOW) – SET condition Both LOW – no condition change Both HIGH -  Q and Q’ becomes LOW (invalid)
SR Latch For all S’R’ with active LOW input (also known as NAND gate latch) R = LOW (and S=HIGH) – RESET condition S = LOW (and R=HIGH) – SET condition Both HIGH – no condition change Both LOW -  Q and Q’ becomes HIGH (invalid)
SR Latch SR with active HIGH input  S’R’ with active LOW input
SR Latch SR with active HIGH input  S’R’ with active LOW input
SR Latch with Gate SR latch + enable (EN) input amd 2 NAND gate - SR Latch with Gate
SR Latch with Gate Output change (if needed) only when EN at HIGH condition Which condition is invalid? Criteria Table
D Latch with Gate Make input R the same as S’ - D Latch with Gate D latch eliminate invalid condition in SR latch
D Latch with Gate When EN is HIGH D=HIGH – latch is in SET  D=LOW – latch is in RESET Therefore, when EN is HIGH, Q will follow input D Criteria Table:
Edge Triggered Flip-flop Flip-flop – bistable synchronous device Output change its condition at certain point on input trigger named clock Condition change either at positive edge (up edge) or at negative edge (down edge) of clock signal clock signal Positive Edge Negative Edge
Edge Triggered Flip-flop flip-flop SR, D and JK edge triggered is marked with “>” symbol at clock input Positive edge triggered flip-flop Negative edge triggered flip-flop
SR Flip-flop SR flip-flop, at edge triggered clock pulse S=HIGH (and R=LOW) – SET condition R=HIGH (and S=LOW) – RESET condition Both input LOW – no change Both input HIGH - invalid Criteria table of edge triggered SR flip-flop
SR Flip-flop It consist of three parts NAND latch Pulse steering circuit Pulse transaction circuit detector (or edge detector) Pulse transaction detector circuit will detect up trigger (or down) and produce very short duration spike
SR Flip-flop Pulse transaction detector
D Flip-flop D flip-flop: one input D (data) D=HIGH – SET condition D=LOW – RESET condition Q will follow D at clock edge  To change SR flip-flop to D flip-flop: add inverter
D Flip-flop Usage: Parallel data transaction To transfer logical output circuit X,Y,Z to Q 1 , Q 2 , and Q 3  to be stored
JK Flip-flop There is no invalid condition There is toggle condition  J=HIGH (and K=LOW) – SET condition K=HIGH (and J=LOW) – RESET condition Both input LOW – no change Both input HIGH – “toggle”
JK Flip-flop JK Flip-flop Criteria Table
T Flip-flop T flip-flop single input version for JK flip-flop, formed by combining JK input Criteria Table
T Flip-flop Usage: As frequency divider
Asynchronous Input SR input, D and JK is synchronous input. Where data from input will be transferred to flip-flop output only when edge triggered of clock pulse Asynchronous Input free change condition from pulse clock. Example: preset (PRE) and clear (CLR) [or direct set (SD) and direct reset (RD)] When PRE=HIGH, Q immediately HIGH When CLR=HIGH, Q immediately LOW Flip flop function as normal when both PRE and CLR is LOW
Asynchronous Input JK flip-flop with active LOW preset and clear
Master Slave Flip-flop Master is activated when positive edge and Slave is activated when clock negative edge triggered Master Slave Flip-flop

More Related Content

What's hot (20)

PDF
Sequential circuits in Digital Electronics
Vinoth Loganathan
 
ODP
D Flip Flop
Pradhan Rishi Sharma
 
PPTX
D and T Flip Flop
Dhrumil Panchal
 
PPTX
Digital Electronics - Counters
Jayakrishnan J
 
PDF
JK flip flops
Zakariae EL IDRISSI
 
PPTX
latches
Unsa Shakir
 
PPT
Counters
Abhilash Nair
 
PPTX
SHIFT REGISTERS
kumari36
 
PPTX
flip flop circuits and its applications
Gaditek
 
PPTX
Counters, Synchronous & Asynchronous Counters
Bony Yamin
 
PPTX
Introduction to Counters
ISMT College
 
PPTX
Latches and flip flops
sheheryar ahmed
 
PDF
Encoder & Decoder
Syed Saeed
 
PPT
decoder and encoder
Unsa Shakir
 
PPTX
J - K & MASTERSLAVE FLIPFLOPS
Krishma Parekh
 
PPTX
Subtractor (1)
Self-employed
 
PPTX
Digital electronics logic families
BLESSINAR0
 
PDF
Sop and pos
shubhamprajapat23
 
PPTX
Latches & flip flop
Nousheen Arshad
 
PPT
Multiplexers & Demultiplexers
Jayanshu Gundaniya
 
Sequential circuits in Digital Electronics
Vinoth Loganathan
 
D Flip Flop
Pradhan Rishi Sharma
 
D and T Flip Flop
Dhrumil Panchal
 
Digital Electronics - Counters
Jayakrishnan J
 
JK flip flops
Zakariae EL IDRISSI
 
latches
Unsa Shakir
 
Counters
Abhilash Nair
 
SHIFT REGISTERS
kumari36
 
flip flop circuits and its applications
Gaditek
 
Counters, Synchronous & Asynchronous Counters
Bony Yamin
 
Introduction to Counters
ISMT College
 
Latches and flip flops
sheheryar ahmed
 
Encoder & Decoder
Syed Saeed
 
decoder and encoder
Unsa Shakir
 
J - K & MASTERSLAVE FLIPFLOPS
Krishma Parekh
 
Subtractor (1)
Self-employed
 
Digital electronics logic families
BLESSINAR0
 
Sop and pos
shubhamprajapat23
 
Latches & flip flop
Nousheen Arshad
 
Multiplexers & Demultiplexers
Jayanshu Gundaniya
 

Viewers also liked (20)

PDF
Sequential circuits in digital logic design
Nallapati Anindra
 
PPT
Combinational circuits
SARITHA REDDY
 
PPTX
SEQUENTIAL AND COMBINATIONAL CIRCUITS,DIGITAL LOGIC DESIGN
QAU ISLAMABAD,PAKISTAN
 
PDF
Chapter 4 flip flop for students
CT Sabariah Salihin
 
PPTX
Combinational circuit
Satya P. Joshi
 
PPTX
Sequential circuits
DrSonali Vyas
 
PPTX
2.3 sequantial logic circuit
Wan Afirah
 
PPTX
Difference between combinational and
Damodar Panigrahy
 
PPTX
Combinational Circuits & Sequential Circuits
gourav kottawar
 
PPTX
Sequential Logic Circuits
Dilum Bandara
 
PPT
Sequential Circuits - Flip Flops (Part 1)
Abhilash Nair
 
PDF
Counters
Ravi Maurya
 
PPTX
Lecture 5 Synchronous Sequential Logic
James Evangelos
 
PPT
Computer Oragnization Flipflops
Vanitha Chandru
 
PPTX
Combinational Logic Circuit
Yong Heui Cho
 
PPTX
Sequential circuit design
Satya P. Joshi
 
PDF
Sequential logic circuits flip-flop pt 3
Sarah Sue Calbio
 
PPTX
Sequential logic circuits flip-flop pt 1
Sarah Sue Calbio
 
PPT
Digital 1 8
Sayan Chakraborty
 
PPT
Sequential Circuits - Flip Flops (Part 2)
Abhilash Nair
 
Sequential circuits in digital logic design
Nallapati Anindra
 
Combinational circuits
SARITHA REDDY
 
SEQUENTIAL AND COMBINATIONAL CIRCUITS,DIGITAL LOGIC DESIGN
QAU ISLAMABAD,PAKISTAN
 
Chapter 4 flip flop for students
CT Sabariah Salihin
 
Combinational circuit
Satya P. Joshi
 
Sequential circuits
DrSonali Vyas
 
2.3 sequantial logic circuit
Wan Afirah
 
Difference between combinational and
Damodar Panigrahy
 
Combinational Circuits & Sequential Circuits
gourav kottawar
 
Sequential Logic Circuits
Dilum Bandara
 
Sequential Circuits - Flip Flops (Part 1)
Abhilash Nair
 
Counters
Ravi Maurya
 
Lecture 5 Synchronous Sequential Logic
James Evangelos
 
Computer Oragnization Flipflops
Vanitha Chandru
 
Combinational Logic Circuit
Yong Heui Cho
 
Sequential circuit design
Satya P. Joshi
 
Sequential logic circuits flip-flop pt 3
Sarah Sue Calbio
 
Sequential logic circuits flip-flop pt 1
Sarah Sue Calbio
 
Digital 1 8
Sayan Chakraborty
 
Sequential Circuits - Flip Flops (Part 2)
Abhilash Nair
 
Ad

Similar to Sequential Logic Circuit (20)

PPT
16148_flip-flopaaaaaaaaaaaaaaaaa1[1].ppt
AdityaGupta221734
 
PDF
best slides latches.pdf
AreebaShoukat4
 
PPT
B sc cs i bo-de u-iv sequential circuit
Rai University
 
PPT
Flipflops and Excitation tables of flipflops
student
 
PPT
flip-flop1.ppt
profabhishekranjan
 
PDF
08 Latches and Flipflops.pdf
DSOOP
 
PPT
Digital-logic-design-16148_flip-flop1.ppt
SherifElGohary7
 
PPTX
Sequential circuit
UoHCollegeScienceOfComputer
 
PDF
Digital Electronics-Design of SYNCHRONOUS SEQUENTIAL CIRCUITS
C.Helen Sulochana
 
PPT
Cs1104 11
Arman Siddqui
 
PPT
Flip Flops sequential circuit and types
garimajain959768
 
PDF
Digital design slides for engineering
kasheen2803
 
PPTX
Flip flop
Moni Adhikary
 
PDF
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
Arti Parab Academics
 
PPTX
Flip flop
Bhaskar Kumar Jha
 
DOCX
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
DIPESH30
 
PPT
14827 unit 4_clocked_flip_flops
Sandeep Kumar
 
PPTX
Chapter 6: Sequential Logic
Er. Nawaraj Bhandari
 
PPTX
GROUP 4 DIGITAL elect S-R FLIP FLOP.pptx
LeanderNanneteMlambo
 
16148_flip-flopaaaaaaaaaaaaaaaaa1[1].ppt
AdityaGupta221734
 
best slides latches.pdf
AreebaShoukat4
 
B sc cs i bo-de u-iv sequential circuit
Rai University
 
Flipflops and Excitation tables of flipflops
student
 
flip-flop1.ppt
profabhishekranjan
 
08 Latches and Flipflops.pdf
DSOOP
 
Digital-logic-design-16148_flip-flop1.ppt
SherifElGohary7
 
Sequential circuit
UoHCollegeScienceOfComputer
 
Digital Electronics-Design of SYNCHRONOUS SEQUENTIAL CIRCUITS
C.Helen Sulochana
 
Cs1104 11
Arman Siddqui
 
Flip Flops sequential circuit and types
garimajain959768
 
Digital design slides for engineering
kasheen2803
 
Flip flop
Moni Adhikary
 
FYBSC IT Digital Electronics Unit IV Chapter II Sequential Circuits- Flip-Flops
Arti Parab Academics
 
Lab 12 – Latches and Flip-Flops Mugisha OmaryLab 12 .docx
DIPESH30
 
14827 unit 4_clocked_flip_flops
Sandeep Kumar
 
Chapter 6: Sequential Logic
Er. Nawaraj Bhandari
 
GROUP 4 DIGITAL elect S-R FLIP FLOP.pptx
LeanderNanneteMlambo
 
Ad

More from Ramasubbu .P (20)

PPT
radar
Ramasubbu .P
 
PPT
Press
Ramasubbu .P
 
PPT
Milling 2
Ramasubbu .P
 
PPT
MIlling 1
Ramasubbu .P
 
PPT
Drillings
Ramasubbu .P
 
PPT
Holding
Ramasubbu .P
 
PPT
Saftey
Ramasubbu .P
 
PPT
Harvesting
Ramasubbu .P
 
PPT
Plough
Ramasubbu .P
 
PPT
Tractor PTO
Ramasubbu .P
 
PPT
Tractor Components
Ramasubbu .P
 
PPT
MSAT
Ramasubbu .P
 
PPT
GPS
Ramasubbu .P
 
PPT
RTOS
Ramasubbu .P
 
PPT
Virus
Ramasubbu .P
 
PPT
Hacker
Ramasubbu .P
 
PPT
Denail of Service
Ramasubbu .P
 
PPT
RAID CONCEPT
Ramasubbu .P
 
PPT
Network Security
Ramasubbu .P
 
PPT
Timer
Ramasubbu .P
 
Milling 2
Ramasubbu .P
 
MIlling 1
Ramasubbu .P
 
Drillings
Ramasubbu .P
 
Holding
Ramasubbu .P
 
Saftey
Ramasubbu .P
 
Harvesting
Ramasubbu .P
 
Plough
Ramasubbu .P
 
Tractor PTO
Ramasubbu .P
 
Tractor Components
Ramasubbu .P
 
Hacker
Ramasubbu .P
 
Denail of Service
Ramasubbu .P
 
RAID CONCEPT
Ramasubbu .P
 
Network Security
Ramasubbu .P
 

Recently uploaded (20)

PDF
Chapter-V-DED-Entrepreneurship: Institutions Facilitating Entrepreneurship
Dayanand Huded
 
PPTX
How to Send Email From Odoo 18 Website - Odoo Slides
Celine George
 
PDF
Reconstruct, Restore, Reimagine: New Perspectives on Stoke Newington’s Histor...
History of Stoke Newington
 
PDF
Horarios de distribución de agua en julio
pegazohn1978
 
PDF
Aprendendo Arquitetura Framework Salesforce - Dia 03
Mauricio Alexandre Silva
 
PDF
The Constitution Review Committee (CRC) has released an updated schedule for ...
nservice241
 
PDF
Introduction presentation of the patentbutler tool
MIPLM
 
PDF
Women's Health: Essential Tips for Every Stage.pdf
Iftikhar Ahmed
 
PDF
Week 2 - Irish Natural Heritage Powerpoint.pdf
swainealan
 
PPTX
infertility, types,causes, impact, and management
Ritu480198
 
PDF
Android Programming - Basics of Mobile App, App tools and Android Basics
Kavitha P.V
 
PPTX
How to Set Up Tags in Odoo 18 - Odoo Slides
Celine George
 
PPTX
EDUCATIONAL MEDIA/ TEACHING AUDIO VISUAL AIDS
Sonali Gupta
 
PPTX
Introduction to Biochemistry & Cellular Foundations.pptx
marvinnbustamante1
 
PPTX
grade 5 lesson matatag ENGLISH 5_Q1_PPT_WEEK4.pptx
SireQuinn
 
PDF
Biological Bilingual Glossary Hindi and English Medium
World of Wisdom
 
PPTX
How to Create Odoo JS Dialog_Popup in Odoo 18
Celine George
 
PPTX
PPT-Q1-WK-3-ENGLISH Revised Matatag Grade 3.pptx
reijhongidayawan02
 
PPTX
Identifying elements in the story. Arrange the events in the story
geraldineamahido2
 
PPTX
How to Manage Allocation Report for Manufacturing Orders in Odoo 18
Celine George
 
Chapter-V-DED-Entrepreneurship: Institutions Facilitating Entrepreneurship
Dayanand Huded
 
How to Send Email From Odoo 18 Website - Odoo Slides
Celine George
 
Reconstruct, Restore, Reimagine: New Perspectives on Stoke Newington’s Histor...
History of Stoke Newington
 
Horarios de distribución de agua en julio
pegazohn1978
 
Aprendendo Arquitetura Framework Salesforce - Dia 03
Mauricio Alexandre Silva
 
The Constitution Review Committee (CRC) has released an updated schedule for ...
nservice241
 
Introduction presentation of the patentbutler tool
MIPLM
 
Women's Health: Essential Tips for Every Stage.pdf
Iftikhar Ahmed
 
Week 2 - Irish Natural Heritage Powerpoint.pdf
swainealan
 
infertility, types,causes, impact, and management
Ritu480198
 
Android Programming - Basics of Mobile App, App tools and Android Basics
Kavitha P.V
 
How to Set Up Tags in Odoo 18 - Odoo Slides
Celine George
 
EDUCATIONAL MEDIA/ TEACHING AUDIO VISUAL AIDS
Sonali Gupta
 
Introduction to Biochemistry & Cellular Foundations.pptx
marvinnbustamante1
 
grade 5 lesson matatag ENGLISH 5_Q1_PPT_WEEK4.pptx
SireQuinn
 
Biological Bilingual Glossary Hindi and English Medium
World of Wisdom
 
How to Create Odoo JS Dialog_Popup in Odoo 18
Celine George
 
PPT-Q1-WK-3-ENGLISH Revised Matatag Grade 3.pptx
reijhongidayawan02
 
Identifying elements in the story. Arrange the events in the story
geraldineamahido2
 
How to Manage Allocation Report for Manufacturing Orders in Odoo 18
Celine George
 

Sequential Logic Circuit

  • 1. Sequential Circuit Latch & Flip-flop
  • 2. Contents Introduction Memory Element Latch SR latch D latch Flip-flop SR flip-flop D flip-flop JK flip-flop T flip-flop
  • 3. Introduction Sequential circuit consists of feedback path and several memory elements Sequential circuit = Combinational Logic + Memory Elements
  • 4. Introduction There are two types of sequential circuit Synchronous – output change at certain time Asynchronous – output change any time Multivibrator – sequential circuit category – can be Bistable – consist of two stable condition Monostable – consist of one stable condition Astable - no stable condition Bistable logic device is latch and flip-flop Latch and flip-flop differ by the method used to change stable condition
  • 5. Memory Element Memory element device that can remember a value for a certain period, or change value based on the input instruction Example: Latch and flip-flop Commands for latches include set and reset commands
  • 6. Memory Element Flip-flop is a memory element which change its condition based on clock signal Clock is a square waveform
  • 7. Memory Element There are two types of trigger/activator Pulse triggered Edge triggered Pulse triggered Latch ON=1, OFF=0 Edge triggered Flip-flop Positive edge triggered (ON=when 0 to 1, OFF=other time) Negative edge triggered (ON=when 1 to 0, OFF=other time)
  • 8. SR Latch Output has complement: Q and Q’ When Q HIGH, latch in SET condition When Q LOW, latch in RESET condition For SR with active high input (also known as NOR gate latch) R = HIGH (and S=LOW) – RESET condition S = HIGH (and R=LOW) – SET condition Both LOW – no condition change Both HIGH - Q and Q’ becomes LOW (invalid)
  • 9. SR Latch For all S’R’ with active LOW input (also known as NAND gate latch) R = LOW (and S=HIGH) – RESET condition S = LOW (and R=HIGH) – SET condition Both HIGH – no condition change Both LOW - Q and Q’ becomes HIGH (invalid)
  • 10. SR Latch SR with active HIGH input S’R’ with active LOW input
  • 11. SR Latch SR with active HIGH input S’R’ with active LOW input
  • 12. SR Latch with Gate SR latch + enable (EN) input amd 2 NAND gate - SR Latch with Gate
  • 13. SR Latch with Gate Output change (if needed) only when EN at HIGH condition Which condition is invalid? Criteria Table
  • 14. D Latch with Gate Make input R the same as S’ - D Latch with Gate D latch eliminate invalid condition in SR latch
  • 15. D Latch with Gate When EN is HIGH D=HIGH – latch is in SET D=LOW – latch is in RESET Therefore, when EN is HIGH, Q will follow input D Criteria Table:
  • 16. Edge Triggered Flip-flop Flip-flop – bistable synchronous device Output change its condition at certain point on input trigger named clock Condition change either at positive edge (up edge) or at negative edge (down edge) of clock signal clock signal Positive Edge Negative Edge
  • 17. Edge Triggered Flip-flop flip-flop SR, D and JK edge triggered is marked with “>” symbol at clock input Positive edge triggered flip-flop Negative edge triggered flip-flop
  • 18. SR Flip-flop SR flip-flop, at edge triggered clock pulse S=HIGH (and R=LOW) – SET condition R=HIGH (and S=LOW) – RESET condition Both input LOW – no change Both input HIGH - invalid Criteria table of edge triggered SR flip-flop
  • 19. SR Flip-flop It consist of three parts NAND latch Pulse steering circuit Pulse transaction circuit detector (or edge detector) Pulse transaction detector circuit will detect up trigger (or down) and produce very short duration spike
  • 20. SR Flip-flop Pulse transaction detector
  • 21. D Flip-flop D flip-flop: one input D (data) D=HIGH – SET condition D=LOW – RESET condition Q will follow D at clock edge To change SR flip-flop to D flip-flop: add inverter
  • 22. D Flip-flop Usage: Parallel data transaction To transfer logical output circuit X,Y,Z to Q 1 , Q 2 , and Q 3 to be stored
  • 23. JK Flip-flop There is no invalid condition There is toggle condition J=HIGH (and K=LOW) – SET condition K=HIGH (and J=LOW) – RESET condition Both input LOW – no change Both input HIGH – “toggle”
  • 24. JK Flip-flop JK Flip-flop Criteria Table
  • 25. T Flip-flop T flip-flop single input version for JK flip-flop, formed by combining JK input Criteria Table
  • 26. T Flip-flop Usage: As frequency divider
  • 27. Asynchronous Input SR input, D and JK is synchronous input. Where data from input will be transferred to flip-flop output only when edge triggered of clock pulse Asynchronous Input free change condition from pulse clock. Example: preset (PRE) and clear (CLR) [or direct set (SD) and direct reset (RD)] When PRE=HIGH, Q immediately HIGH When CLR=HIGH, Q immediately LOW Flip flop function as normal when both PRE and CLR is LOW
  • 28. Asynchronous Input JK flip-flop with active LOW preset and clear
  • 29. Master Slave Flip-flop Master is activated when positive edge and Slave is activated when clock negative edge triggered Master Slave Flip-flop