SlideShare a Scribd company logo
2
Most read
4
Most read
5
Most read
Setup Time & Hold Time 
Violation 
JONGHWAN Shin 
Ajou University
Setup time and Hold time 
• For proper operation of a flip-flop, flip-flop 
input need to be constant during 
setup time and hold time. 
• Setup time is the minimum amount of 
time to prepare an input before a clock 
event. 
• Hold time is the minimum amount of 
time to determine a value of an input 
after a clock event.
1. Normal Operation 
The value of a input is constant during setup time and hold time. 
201220874 신종환 201020103 여영근 201020124 이기안
2. Setup time violation 
Flip-flop inputs are floating in setup time. Setup time violation is occurred. 
201220874 신종환 201020103 여영근 201020124 이기안
3. Hold time violation 
Flip-flop inputs are floating in hold time. Hold time violation is occurred. 
201220874 신종환 201020103 여영근 201020124 이기안

More Related Content

PDF
Data types in verilog
Nallapati Anindra
 
PPTX
PLDs
VisualBee.com
 
PPTX
Vlsi physical design
I World Tech
 
PPTX
Verilog Tutorial - Verilog HDL Tutorial with Examples
E2MATRIX
 
PPTX
Verilog
Mohamed Rayan
 
PPT
Interfacing 8255
Anuja Bhakuni
 
PPTX
ASIC DESIGN FLOW
Purvi Medawala
 
PPTX
FPGA
Syed Saeed
 
Data types in verilog
Nallapati Anindra
 
Vlsi physical design
I World Tech
 
Verilog Tutorial - Verilog HDL Tutorial with Examples
E2MATRIX
 
Verilog
Mohamed Rayan
 
Interfacing 8255
Anuja Bhakuni
 
ASIC DESIGN FLOW
Purvi Medawala
 

What's hot (20)

PDF
Unit VI CPLD-FPGA Architecture
Principal,Guru Nanak Institute of Technology, Nagpur
 
PPTX
Low power in vlsi with upf basics part 1
SUNODH GARLAPATI
 
PPTX
CMOS Inverter static characterstics.pptx
indrajeetPatel22
 
PPT
Low Power Techniques
keshava murali
 
PPTX
Layout & Stick Diagram Design Rules
varun kumar
 
PPTX
Multi mode multi corner (mmmc)
shaik sharief
 
DOCX
Microprocessor Interfacing and 8155 Features
Srikrishna Thota
 
PPT
Analog Layout and Process Concern
asinghsaroj
 
PPTX
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Mostafa Khamis
 
PDF
Logic synthesis using Verilog HDL
anand hd
 
PDF
BUilt-In-Self-Test for VLSI Design
Usha Mehta
 
PPTX
Physical design
Mantra VLSI
 
PPT
Cmos design
Mahi
 
PPTX
Verilog data types -For beginners
Dr.YNM
 
PDF
EC8392 -DIGITAL ELECTRONICS -II YEAR ECE-by S.SESHA VIDHYA /ASP/ ECE/ RMKCET
SeshaVidhyaS
 
PPTX
Interconnect timing model
Prachi Pandey
 
PPTX
Metastability,MTBF,synchronizer & synchronizer failure
prashant singh
 
PPSX
VLSI Testing Techniques
Dr. A. B. Shinde
 
PPTX
dual-port RAM (DPRAM)
SACHINKUMAR1890
 
PPTX
Introduction to System verilog
Pushpa Yakkala
 
Low power in vlsi with upf basics part 1
SUNODH GARLAPATI
 
CMOS Inverter static characterstics.pptx
indrajeetPatel22
 
Low Power Techniques
keshava murali
 
Layout & Stick Diagram Design Rules
varun kumar
 
Multi mode multi corner (mmmc)
shaik sharief
 
Microprocessor Interfacing and 8155 Features
Srikrishna Thota
 
Analog Layout and Process Concern
asinghsaroj
 
Synopsys Fusion Compiler-Comprehensive RTL-to-GDSII Implementation System
Mostafa Khamis
 
Logic synthesis using Verilog HDL
anand hd
 
BUilt-In-Self-Test for VLSI Design
Usha Mehta
 
Physical design
Mantra VLSI
 
Cmos design
Mahi
 
Verilog data types -For beginners
Dr.YNM
 
EC8392 -DIGITAL ELECTRONICS -II YEAR ECE-by S.SESHA VIDHYA /ASP/ ECE/ RMKCET
SeshaVidhyaS
 
Interconnect timing model
Prachi Pandey
 
Metastability,MTBF,synchronizer & synchronizer failure
prashant singh
 
VLSI Testing Techniques
Dr. A. B. Shinde
 
dual-port RAM (DPRAM)
SACHINKUMAR1890
 
Introduction to System verilog
Pushpa Yakkala
 
Ad

Viewers also liked (11)

PPT
Graphs in data structures
Savit Chandra
 
PPTX
Clk-to-q delay, library setup and hold time
kunal ghosh (vlsisystemdesign.com)
 
PDF
Experiences in Software Testing (lecture slides)
Dagmar Monett
 
PPTX
8051 programming skills using EMBEDDED C
Aman Sharma
 
PDF
Embedded c lab and keil c manual
Hari K
 
PPSX
Programming ATmega microcontroller using Embedded C
Varun A M
 
PDF
Embedded C - Optimization techniques
Emertxe Information Technologies Pvt Ltd
 
PDF
Chapter 8 software testing
despicable me
 
PPTX
Embedded c
Ami Prakash
 
PDF
Embedded C programming based on 8051 microcontroller
Gaurav Verma
 
Graphs in data structures
Savit Chandra
 
Clk-to-q delay, library setup and hold time
kunal ghosh (vlsisystemdesign.com)
 
Experiences in Software Testing (lecture slides)
Dagmar Monett
 
8051 programming skills using EMBEDDED C
Aman Sharma
 
Embedded c lab and keil c manual
Hari K
 
Programming ATmega microcontroller using Embedded C
Varun A M
 
Embedded C - Optimization techniques
Emertxe Information Technologies Pvt Ltd
 
Chapter 8 software testing
despicable me
 
Embedded c
Ami Prakash
 
Embedded C programming based on 8051 microcontroller
Gaurav Verma
 
Ad

Recently uploaded (20)

PPT
1. SYSTEMS, ROLES, AND DEVELOPMENT METHODOLOGIES.ppt
zilow058
 
PPTX
MSME 4.0 Template idea hackathon pdf to understand
alaudeenaarish
 
PDF
Unit I Part II.pdf : Security Fundamentals
Dr. Madhuri Jawale
 
PDF
AI-Driven IoT-Enabled UAV Inspection Framework for Predictive Maintenance and...
ijcncjournal019
 
PDF
FLEX-LNG-Company-Presentation-Nov-2017.pdf
jbloggzs
 
PPTX
Civil Engineering Practices_BY Sh.JP Mishra 23.09.pptx
bineetmishra1990
 
PDF
LEAP-1B presedntation xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
hatem173148
 
PDF
All chapters of Strength of materials.ppt
girmabiniyam1234
 
PDF
Chad Ayach - A Versatile Aerospace Professional
Chad Ayach
 
PPTX
IoT_Smart_Agriculture_Presentations.pptx
poojakumari696707
 
PDF
Introduction to Ship Engine Room Systems.pdf
Mahmoud Moghtaderi
 
PPTX
MT Chapter 1.pptx- Magnetic particle testing
ABCAnyBodyCanRelax
 
PPTX
business incubation centre aaaaaaaaaaaaaa
hodeeesite4
 
PPTX
Inventory management chapter in automation and robotics.
atisht0104
 
PPTX
quantum computing transition from classical mechanics.pptx
gvlbcy
 
PDF
Natural_Language_processing_Unit_I_notes.pdf
sanguleumeshit
 
PDF
67243-Cooling and Heating & Calculation.pdf
DHAKA POLYTECHNIC
 
PPTX
MULTI LEVEL DATA TRACKING USING COOJA.pptx
dollysharma12ab
 
PDF
Construction of a Thermal Vacuum Chamber for Environment Test of Triple CubeS...
2208441
 
PPTX
22PCOAM21 Session 2 Understanding Data Source.pptx
Guru Nanak Technical Institutions
 
1. SYSTEMS, ROLES, AND DEVELOPMENT METHODOLOGIES.ppt
zilow058
 
MSME 4.0 Template idea hackathon pdf to understand
alaudeenaarish
 
Unit I Part II.pdf : Security Fundamentals
Dr. Madhuri Jawale
 
AI-Driven IoT-Enabled UAV Inspection Framework for Predictive Maintenance and...
ijcncjournal019
 
FLEX-LNG-Company-Presentation-Nov-2017.pdf
jbloggzs
 
Civil Engineering Practices_BY Sh.JP Mishra 23.09.pptx
bineetmishra1990
 
LEAP-1B presedntation xxxxxxxxxxxxxxxxxxxxxxxxxxxxx
hatem173148
 
All chapters of Strength of materials.ppt
girmabiniyam1234
 
Chad Ayach - A Versatile Aerospace Professional
Chad Ayach
 
IoT_Smart_Agriculture_Presentations.pptx
poojakumari696707
 
Introduction to Ship Engine Room Systems.pdf
Mahmoud Moghtaderi
 
MT Chapter 1.pptx- Magnetic particle testing
ABCAnyBodyCanRelax
 
business incubation centre aaaaaaaaaaaaaa
hodeeesite4
 
Inventory management chapter in automation and robotics.
atisht0104
 
quantum computing transition from classical mechanics.pptx
gvlbcy
 
Natural_Language_processing_Unit_I_notes.pdf
sanguleumeshit
 
67243-Cooling and Heating & Calculation.pdf
DHAKA POLYTECHNIC
 
MULTI LEVEL DATA TRACKING USING COOJA.pptx
dollysharma12ab
 
Construction of a Thermal Vacuum Chamber for Environment Test of Triple CubeS...
2208441
 
22PCOAM21 Session 2 Understanding Data Source.pptx
Guru Nanak Technical Institutions
 

Setup and hold time violation in flip-flops

  • 1. Setup Time & Hold Time Violation JONGHWAN Shin Ajou University
  • 2. Setup time and Hold time • For proper operation of a flip-flop, flip-flop input need to be constant during setup time and hold time. • Setup time is the minimum amount of time to prepare an input before a clock event. • Hold time is the minimum amount of time to determine a value of an input after a clock event.
  • 3. 1. Normal Operation The value of a input is constant during setup time and hold time. 201220874 신종환 201020103 여영근 201020124 이기안
  • 4. 2. Setup time violation Flip-flop inputs are floating in setup time. Setup time violation is occurred. 201220874 신종환 201020103 여영근 201020124 이기안
  • 5. 3. Hold time violation Flip-flop inputs are floating in hold time. Hold time violation is occurred. 201220874 신종환 201020103 여영근 201020124 이기안