SlideShare a Scribd company logo
1
Copyright © 2008 by Doulos. All rights reserved.
The Verification Methodology
Landscape
Jonathan Bromley, Doulos
DVClub Bristol 22-April-2009
2
Copyright © 2008 by Doulos. All rights reserved.
The Verification
Methodology Landscape
CONTENTS
The M-word
Languages, methodologies, tools and standards
The big players: OVM, VMM, eRM
Interoperability and convergence
Conclusions?
3
Copyright © 2008 by Doulos. All rights reserved.
TLM
DUT
Monitor
Driver
Verification Environment
Stimulus
generator
Transactions
Coverage
collector
Transaction
recording
Test
controller
Scoreboard /
Checker
4
Copyright © 2008 by Doulos. All rights reserved.
Design
Under
Test
Constrained Random Verification
11001001
01001010
00001001
01110110
01100110
01001001
01001110
000010
010011
000010
100100
001000
110010
000011
Constrained random
stimulus
Checker
Did we see a bug?
Functional
Coverage
Are we done?Header Payload Checksum
Constraints
Increase coverage
5
Copyright © 2008 by Doulos. All rights reserved.
The Verification Space
Verification
Acceleration
+ Emulation
Formal
Verification
Simulation
Equivalence
Checking
Property
Checking
Dynamic
Formal
Coverage
Transaction Level
Modelling
Constrained
Random
Assertions
Simulation Simulation
Simulation
Formal
Simulation
Formal
Intelligent
Testbench
6
Copyright © 2008 by Doulos. All rights reserved.
What Our Customers Want
• Ease of deployment
• Customizable environment
• but it must do something useful straight out of the box
• Simple, uniform interface to any verification IP block
• Gentle learning curve for the whole team
• Power
• Complex testcases co-ordinated across the whole environment
• Randomization
• Sophisticated coverage analysis
• Interoperability
• Every customer we meet has legacy verification IP
7
Copyright © 2008 by Doulos. All rights reserved.
Methodology (or just a toolkit?)
• Tame the language monster
• e, SystemVerilog, C++ are big and complicated
• Many ways to solve a problem
• Wheel reinvention is a hazard
• Toolkit
• OOP encourages encapsulation of standard functionality
in base classes
• Ideal for component hierarchy, reporting, block-to-block
communication, DUT connectivity
• Methodology
• Published methodology encourages interoperability and re-use
• Promote best practice
8
Copyright © 2008 by Doulos. All rights reserved.
Mature Language Standards
• IEEE 1076 VHDL
• IEEE 1850™ PSL
• IEEE 1364 Verilog
• IEEE 1800™ SystemVerilog
• IEEE 1647™ e
• ISO/IEC 14882 C++
• IEEE 1666™ SystemC
• Tcl/Tk, Perl
List unchanged for 4 years...
8
FPGA, RTL, Europe, Mil-Aero
ASIC, RTL, USA/RoW
Hardware verification
Virtual hardware prototypes for S/W dev
Hardware verification
Crude Caricature
Modelling, verification
Scripting
9
Copyright © 2008 by Doulos. All rights reserved.
New Standards Activity
• Verilog and SystemVerilog unified
• LRM this year, currently in ballot feedback
• Major enhancements to assertions
• Verification methodology
• OVM 2.0, OVM-SC
• VMM open-source
• eRM3 - e / SV interoperability (Cadence)
• OVM / VMM interoperability (Accellera)
• SystemC TLM-2.0
10
Copyright © 2008 by Doulos. All rights reserved.
The Big Methodology Players
www.ovmworld.org
www.vmmcentral.org
www.cadence.comeRM
11
Copyright © 2008 by Doulos. All rights reserved.
Environment
Static View of Testbench
DUT
active
agent
Driver
BFM
Monitor
BFM
Sequ-
encer
passive
agent
Driver
BFM
Monitor
BFM
Sequ-
encer
checkerConfiguration
simple ports (e)
virtual interfaces (SV)
eRM
12
Copyright © 2008 by Doulos. All rights reserved.
Static View of Testbench (VMM)
DUT
Generator
...
test_env env = new;
env.run();
...
Transactor
Driver
Self Check
Monitor
High level
transactions
Checker
Monitor
Functional
Coverage
Properties Checker
Atomic
transactions
Constraints;
directed tests
13
Copyright © 2008 by Doulos. All rights reserved.
OVM Key Features
• Constrained random, coverage-driven verification
• Separation of tests from verification environment
• Configuration of verification environment
• through a table
• Verification IP reuse (canonical structure and guidelines)
• TLM communication
• Automation (where missing from SystemVerilog language)
• Hierarchical sequential stimulus (sequences)
• Standardized messaging
14
Copyright © 2008 by Doulos. All rights reserved.
eRM Key Features
• Constrained random, coverage-driven verification
• Separation of tests from verification environment
• Configuration of verification environment
• through AOP extension and pre-run constraints
• Verification IP reuse (rigorously standardized rules)
• Communication via ports
• Automation (using e language's macro features)
• Hierarchical sequential stimulus (sequences)
• Standardized messaging
15
Copyright © 2008 by Doulos. All rights reserved.
VMM Key Features
• Constrained random, coverage-driven verification
• Configuration of verification environment
• through configuration objects passed to verification components
• Verification IP reuse (conventions)
• Communication via channels, callbacks, notifications
• Automation (scripts and macros)
• Hierarchical sequential stimulus (scenarios)
• Standardized messaging
• Strongly influenced by RVM (Synopsys Vera)
16
Copyright © 2008 by Doulos. All rights reserved.
Structure of an OVM Component
class my_driver extends ovm_driver #(my_transaction);
// ovm_seq_item_pull_port #(...) seq_item_port;
my_dut_if_wrapper m_dut_if;
function new(string name, ovm_component parent);
super.new(name, parent);
endfunction: new
function void build;
super.build();
endfunction: build
virtual task run;
forever begin
...
end
endtask: run
endclass: my_driver
TLM port (inherited)
Connection to DUT
Constructor
Build phase
callback
Run phase
callback
Base class
17
Copyright © 2008 by Doulos. All rights reserved.
Phase Methods (OVM)
build
connect
end_of_elaboration
start_of_simulation
run
extract
check
report
Call factory
Make TLM connections
After connections hardened
Post-processing
Task (executed concurrently)
Get ready to run
Similar phase arrangements in VMM, eRM
18
Copyright © 2008 by Doulos. All rights reserved.
Reconfigurable Environment (OVM)
DUT
Reusable verification environment
Scoreboard Virtual
sequencer
Monitor Existing
verification
component
Existing
verification
component
Sequencer
DriverMonitor
Config
Test
Test
set_config_*
Customize environments
set_inst_override_*
set_type_override_*
Customize types
By type or instance path
19
Copyright © 2008 by Doulos. All rights reserved.
Layered Sequential Stimulus
DUTDriverDrive transactions into DUT
tx1 tx2 tx3
Constrained random
sequence of transactions
seq1 seq2seq2
Virtual or layered
sequences
tx1
Tests enumerate possible
top-level sequences
Randomized transactions are not enough
20
Copyright © 2008 by Doulos. All rights reserved.
ovm_env
ovm_agent
Virtual Sequences
ovm_sequencer
ovm_driver
ovm_sequencer
Component hierarchy Stimulus hierarchy
(co-ordinated interfaces)
DUT
dut_if
ovm_agent
ovm_sequencer
ovm_driver
dut_if
ovm_sequence
ovm_sequence_item
ovm_sequence
21
Copyright © 2008 by Doulos. All rights reserved.
Scenario Generator (VMM)
Verification environment
Scenario generator
Downstream transactor
generator's output channel
atomic
scenario_set
burst[1]
[0]
RMW[2]
burst
items
select_scenario
select
copies of items
22
Copyright © 2008 by Doulos. All rights reserved.
Now and Next
• VMM: rapidly growing collection of "applications"
• register abstraction layer, hierarchy, ...
• OVM/VMM interoperability toolkits/standards
• OVM/eRM mixed-language tools
• OVM-SC
• Increasing availability of verification IP
23
Copyright © 2008 by Doulos. All rights reserved.
Conclusion
• Interesting times
• standards don't always keep up with user needs
• Challenges for users choosing a new approach:
• tools?
• methodology?
• decisions are not yet completely decoupled
• Training is important:
• VMM, OVM, eRM are not difficult ...
• ... but jump-starting your efforts pays dividends
24
Copyright © 2008 by Doulos. All rights reserved.

More Related Content

PPTX
SOC Verification using SystemVerilog
Ramdas Mozhikunnath
 
PDF
Verification flow and_planning_vlsi_design
Usha Mehta
 
PDF
Verification challenges and methodologies - SoC and ASICs
Dr. Shivananda Koteshwar
 
PDF
Uvm presentation dac2011_final
sean chen
 
PDF
Fpga Verification Methodology and case studies - Semisrael Expo2014
Avi Caspi
 
PPTX
System verilog assertions
HARINATH REDDY
 
PDF
2019 1 testing and verification of vlsi design_introduction
Usha Mehta
 
PDF
Basics of Functional Verification - Arrow Devices
Arrow Devices
 
SOC Verification using SystemVerilog
Ramdas Mozhikunnath
 
Verification flow and_planning_vlsi_design
Usha Mehta
 
Verification challenges and methodologies - SoC and ASICs
Dr. Shivananda Koteshwar
 
Uvm presentation dac2011_final
sean chen
 
Fpga Verification Methodology and case studies - Semisrael Expo2014
Avi Caspi
 
System verilog assertions
HARINATH REDDY
 
2019 1 testing and verification of vlsi design_introduction
Usha Mehta
 
Basics of Functional Verification - Arrow Devices
Arrow Devices
 

What's hot (20)

PDF
2019 2 testing and verification of vlsi design_verification
Usha Mehta
 
PPT
Verilog Lecture2 thhts
Béo Tú
 
PDF
Challenges in Using UVM at SoC Level
DVClub
 
DOCX
Design Verification
Ishwaki Thakkar
 
PDF
Functional verification techniques EW16 session
Sameh El-Ashry
 
PDF
Session 8 assertion_based_verification_and_interfaces
Nirav Desai
 
PPTX
System verilog coverage
Pushpa Yakkala
 
PDF
Formal verification
DIlawar Singh
 
PDF
How to create SystemVerilog verification environment?
Sameh El-Ashry
 
PDF
Coverage and Introduction to UVM
Dr. Shivananda Koteshwar
 
PPT
system verilog
Vinchipsytm Vlsitraining
 
PDF
CPU Verification
Ramdas Mozhikunnath
 
PDF
UVM Methodology Tutorial
Arrow Devices
 
PPTX
Spyglass dft
kumar gavanurmath
 
PDF
System verilog important
elumalai7
 
PDF
Uvm dac2011 final_color
Jamal EL HAITOUT
 
PPTX
System Verilog Tutorial - VHDL
E2MATRIX
 
PPTX
ATPG flow chart
Minh Anh Nguyen
 
PDF
Ral by pushpa
Pushpa Yakkala
 
PDF
애자일 테스트 프랙티스와 사례들 (부제: 협업의 힘)
SangIn Choung
 
2019 2 testing and verification of vlsi design_verification
Usha Mehta
 
Verilog Lecture2 thhts
Béo Tú
 
Challenges in Using UVM at SoC Level
DVClub
 
Design Verification
Ishwaki Thakkar
 
Functional verification techniques EW16 session
Sameh El-Ashry
 
Session 8 assertion_based_verification_and_interfaces
Nirav Desai
 
System verilog coverage
Pushpa Yakkala
 
Formal verification
DIlawar Singh
 
How to create SystemVerilog verification environment?
Sameh El-Ashry
 
Coverage and Introduction to UVM
Dr. Shivananda Koteshwar
 
system verilog
Vinchipsytm Vlsitraining
 
CPU Verification
Ramdas Mozhikunnath
 
UVM Methodology Tutorial
Arrow Devices
 
Spyglass dft
kumar gavanurmath
 
System verilog important
elumalai7
 
Uvm dac2011 final_color
Jamal EL HAITOUT
 
System Verilog Tutorial - VHDL
E2MATRIX
 
ATPG flow chart
Minh Anh Nguyen
 
Ral by pushpa
Pushpa Yakkala
 
애자일 테스트 프랙티스와 사례들 (부제: 협업의 힘)
SangIn Choung
 
Ad

Viewers also liked (8)

PDF
Functial Verification Tutorials
guestbcfac5
 
PDF
System Verilog Functional Coverage
rraimi
 
PPT
VinTrain VLSI Training Academy
VinChip Systems - VinTrain VLSI Academy
 
PDF
System verilog verification building blocks
Nirav Desai
 
PDF
vlsi design flow
Anish Gupta
 
PPTX
vlsi design summer training ppt
Bhagwan Lal Teli
 
PPT
Introduction to VLSI
illpa
 
PPT
Basics Of VLSI
Avanish Agarwal
 
Functial Verification Tutorials
guestbcfac5
 
System Verilog Functional Coverage
rraimi
 
VinTrain VLSI Training Academy
VinChip Systems - VinTrain VLSI Academy
 
System verilog verification building blocks
Nirav Desai
 
vlsi design flow
Anish Gupta
 
vlsi design summer training ppt
Bhagwan Lal Teli
 
Introduction to VLSI
illpa
 
Basics Of VLSI
Avanish Agarwal
 
Ad

Similar to The Verification Methodology Landscape (20)

PPTX
SystemVerilog based OVM and UVM Verification Methodologies
Ramdas Mozhikunnath
 
PPTX
UVM_Full_Print_n.pptx
nikitha992646
 
PDF
UVM basics Arm Cpu verificationThis lecture aims to: ▪ demonstrate the need f...
kotasaitejaece225a04
 
PDF
UVM Basics.pdf
yaazhiniyanm1
 
PDF
Transaction Based Verification Methodology - 2000
Steve Cox
 
PDF
UVM ARCHITECTURE FOR VERIFICATION
IAEME Publication
 
PDF
UVM BASED REUSABLE VERIFICATION IP FOR WISHBONE COMPLIANT SPI MASTER CORE
VLSICS Design
 
PDF
UVM BASED REUSABLE VERIFICATION IP FOR WISHBONE COMPLIANT SPI MASTER CORE
VLSICS Design
 
PDF
UVM BASED REUSABLE VERIFICATION IP FOR WISHBONE COMPLIANT SPI MASTER CORE
VLSICS Design
 
PDF
Advanced Verification Methodology for Complex System on Chip Verification
VLSICS Design
 
PPTX
Workshop Outline ppt on UVM using sv.pptx
BEVARAVASUDEVAAP1813
 
PDF
MixedSignal UVM Demo CDNLive
Robert O. Peruzzi, PhD, PE, DFE
 
PDF
Ovm vs-uvm
Tuấn Nguyễn
 
PDF
Getting started with RISC-V verification what's next after compliance testing
RISC-V International
 
PDF
Tutorial getting started with RISC-V verification
RISC-V International
 
PPTX
arrow-devices-uvm-session-tutorial-150507071221-lva1-app6891.pptx
vasudeva873639
 
PPTX
Research Questions for Validation and Verification in the Context of Model-Ba...
Michalis Famelis
 
PDF
I Never Thought I Would Grow Up to be This Formal
DVClub
 
PDF
Harton-Presentation
Heather Harton
 
PDF
TMPA-2017: Technology and Tools for Developing Industrial Software Test Suite...
Iosif Itkin
 
SystemVerilog based OVM and UVM Verification Methodologies
Ramdas Mozhikunnath
 
UVM_Full_Print_n.pptx
nikitha992646
 
UVM basics Arm Cpu verificationThis lecture aims to: ▪ demonstrate the need f...
kotasaitejaece225a04
 
UVM Basics.pdf
yaazhiniyanm1
 
Transaction Based Verification Methodology - 2000
Steve Cox
 
UVM ARCHITECTURE FOR VERIFICATION
IAEME Publication
 
UVM BASED REUSABLE VERIFICATION IP FOR WISHBONE COMPLIANT SPI MASTER CORE
VLSICS Design
 
UVM BASED REUSABLE VERIFICATION IP FOR WISHBONE COMPLIANT SPI MASTER CORE
VLSICS Design
 
UVM BASED REUSABLE VERIFICATION IP FOR WISHBONE COMPLIANT SPI MASTER CORE
VLSICS Design
 
Advanced Verification Methodology for Complex System on Chip Verification
VLSICS Design
 
Workshop Outline ppt on UVM using sv.pptx
BEVARAVASUDEVAAP1813
 
MixedSignal UVM Demo CDNLive
Robert O. Peruzzi, PhD, PE, DFE
 
Ovm vs-uvm
Tuấn Nguyễn
 
Getting started with RISC-V verification what's next after compliance testing
RISC-V International
 
Tutorial getting started with RISC-V verification
RISC-V International
 
arrow-devices-uvm-session-tutorial-150507071221-lva1-app6891.pptx
vasudeva873639
 
Research Questions for Validation and Verification in the Context of Model-Ba...
Michalis Famelis
 
I Never Thought I Would Grow Up to be This Formal
DVClub
 
Harton-Presentation
Heather Harton
 
TMPA-2017: Technology and Tools for Developing Industrial Software Test Suite...
Iosif Itkin
 

More from DVClub (20)

PDF
IP Reuse Impact on Design Verification Management Across the Enterprise
DVClub
 
PDF
Cisco Base Environment Overview
DVClub
 
PDF
Intel Xeon Pre-Silicon Validation: Introduction and Challenges
DVClub
 
PDF
Verification of Graphics ASICs (Part II)
DVClub
 
PDF
Verification of Graphics ASICs (Part I)
DVClub
 
PDF
Stop Writing Assertions! Efficient Verification Methodology
DVClub
 
PPT
Validating Next Generation CPUs
DVClub
 
PPT
Verification Automation Using IPXACT
DVClub
 
PDF
Validation and Design in a Small Team Environment
DVClub
 
PDF
Trends in Mixed Signal Validation
DVClub
 
PDF
Verification In A Global Design Community
DVClub
 
PDF
Design Verification Using SystemC
DVClub
 
PDF
Verification Strategy for PCI-Express
DVClub
 
PDF
SystemVerilog Assertions (SVA) in the Design/Verification Process
DVClub
 
PDF
Efficiency Through Methodology
DVClub
 
PDF
Pre-Si Verification for Post-Si Validation
DVClub
 
PDF
OpenSPARC T1 Processor
DVClub
 
PDF
Intel Atom Processor Pre-Silicon Verification Experience
DVClub
 
PDF
Using Assertions in AMS Verification
DVClub
 
PDF
Low-Power Design and Verification
DVClub
 
IP Reuse Impact on Design Verification Management Across the Enterprise
DVClub
 
Cisco Base Environment Overview
DVClub
 
Intel Xeon Pre-Silicon Validation: Introduction and Challenges
DVClub
 
Verification of Graphics ASICs (Part II)
DVClub
 
Verification of Graphics ASICs (Part I)
DVClub
 
Stop Writing Assertions! Efficient Verification Methodology
DVClub
 
Validating Next Generation CPUs
DVClub
 
Verification Automation Using IPXACT
DVClub
 
Validation and Design in a Small Team Environment
DVClub
 
Trends in Mixed Signal Validation
DVClub
 
Verification In A Global Design Community
DVClub
 
Design Verification Using SystemC
DVClub
 
Verification Strategy for PCI-Express
DVClub
 
SystemVerilog Assertions (SVA) in the Design/Verification Process
DVClub
 
Efficiency Through Methodology
DVClub
 
Pre-Si Verification for Post-Si Validation
DVClub
 
OpenSPARC T1 Processor
DVClub
 
Intel Atom Processor Pre-Silicon Verification Experience
DVClub
 
Using Assertions in AMS Verification
DVClub
 
Low-Power Design and Verification
DVClub
 

Recently uploaded (20)

PDF
Tea4chat - another LLM Project by Kerem Atam
a0m0rajab1
 
PPTX
The Future of AI & Machine Learning.pptx
pritsen4700
 
PPTX
Introduction to Flutter by Ayush Desai.pptx
ayushdesai204
 
PDF
Peak of Data & AI Encore - Real-Time Insights & Scalable Editing with ArcGIS
Safe Software
 
PDF
NewMind AI Weekly Chronicles - July'25 - Week IV
NewMind AI
 
PDF
Structs to JSON: How Go Powers REST APIs
Emily Achieng
 
PDF
The Future of Artificial Intelligence (AI)
Mukul
 
PDF
AI-Cloud-Business-Management-Platforms-The-Key-to-Efficiency-Growth.pdf
Artjoker Software Development Company
 
PDF
AI Unleashed - Shaping the Future -Starting Today - AIOUG Yatra 2025 - For Co...
Sandesh Rao
 
PPTX
Dev Dives: Automate, test, and deploy in one place—with Unified Developer Exp...
AndreeaTom
 
PDF
MASTERDECK GRAPHSUMMIT SYDNEY (Public).pdf
Neo4j
 
PDF
Make GenAI investments go further with the Dell AI Factory
Principled Technologies
 
PDF
OFFOFFBOX™ – A New Era for African Film | Startup Presentation
ambaicciwalkerbrian
 
PDF
Presentation about Hardware and Software in Computer
snehamodhawadiya
 
PDF
Unlocking the Future- AI Agents Meet Oracle Database 23ai - AIOUG Yatra 2025.pdf
Sandesh Rao
 
PDF
How ETL Control Logic Keeps Your Pipelines Safe and Reliable.pdf
Stryv Solutions Pvt. Ltd.
 
PPTX
cloud computing vai.pptx for the project
vaibhavdobariyal79
 
PDF
How Open Source Changed My Career by abdelrahman ismail
a0m0rajab1
 
PPTX
Simple and concise overview about Quantum computing..pptx
mughal641
 
PPTX
The-Ethical-Hackers-Imperative-Safeguarding-the-Digital-Frontier.pptx
sujalchauhan1305
 
Tea4chat - another LLM Project by Kerem Atam
a0m0rajab1
 
The Future of AI & Machine Learning.pptx
pritsen4700
 
Introduction to Flutter by Ayush Desai.pptx
ayushdesai204
 
Peak of Data & AI Encore - Real-Time Insights & Scalable Editing with ArcGIS
Safe Software
 
NewMind AI Weekly Chronicles - July'25 - Week IV
NewMind AI
 
Structs to JSON: How Go Powers REST APIs
Emily Achieng
 
The Future of Artificial Intelligence (AI)
Mukul
 
AI-Cloud-Business-Management-Platforms-The-Key-to-Efficiency-Growth.pdf
Artjoker Software Development Company
 
AI Unleashed - Shaping the Future -Starting Today - AIOUG Yatra 2025 - For Co...
Sandesh Rao
 
Dev Dives: Automate, test, and deploy in one place—with Unified Developer Exp...
AndreeaTom
 
MASTERDECK GRAPHSUMMIT SYDNEY (Public).pdf
Neo4j
 
Make GenAI investments go further with the Dell AI Factory
Principled Technologies
 
OFFOFFBOX™ – A New Era for African Film | Startup Presentation
ambaicciwalkerbrian
 
Presentation about Hardware and Software in Computer
snehamodhawadiya
 
Unlocking the Future- AI Agents Meet Oracle Database 23ai - AIOUG Yatra 2025.pdf
Sandesh Rao
 
How ETL Control Logic Keeps Your Pipelines Safe and Reliable.pdf
Stryv Solutions Pvt. Ltd.
 
cloud computing vai.pptx for the project
vaibhavdobariyal79
 
How Open Source Changed My Career by abdelrahman ismail
a0m0rajab1
 
Simple and concise overview about Quantum computing..pptx
mughal641
 
The-Ethical-Hackers-Imperative-Safeguarding-the-Digital-Frontier.pptx
sujalchauhan1305
 

The Verification Methodology Landscape

  • 1. 1 Copyright © 2008 by Doulos. All rights reserved. The Verification Methodology Landscape Jonathan Bromley, Doulos DVClub Bristol 22-April-2009
  • 2. 2 Copyright © 2008 by Doulos. All rights reserved. The Verification Methodology Landscape CONTENTS The M-word Languages, methodologies, tools and standards The big players: OVM, VMM, eRM Interoperability and convergence Conclusions?
  • 3. 3 Copyright © 2008 by Doulos. All rights reserved. TLM DUT Monitor Driver Verification Environment Stimulus generator Transactions Coverage collector Transaction recording Test controller Scoreboard / Checker
  • 4. 4 Copyright © 2008 by Doulos. All rights reserved. Design Under Test Constrained Random Verification 11001001 01001010 00001001 01110110 01100110 01001001 01001110 000010 010011 000010 100100 001000 110010 000011 Constrained random stimulus Checker Did we see a bug? Functional Coverage Are we done?Header Payload Checksum Constraints Increase coverage
  • 5. 5 Copyright © 2008 by Doulos. All rights reserved. The Verification Space Verification Acceleration + Emulation Formal Verification Simulation Equivalence Checking Property Checking Dynamic Formal Coverage Transaction Level Modelling Constrained Random Assertions Simulation Simulation Simulation Formal Simulation Formal Intelligent Testbench
  • 6. 6 Copyright © 2008 by Doulos. All rights reserved. What Our Customers Want • Ease of deployment • Customizable environment • but it must do something useful straight out of the box • Simple, uniform interface to any verification IP block • Gentle learning curve for the whole team • Power • Complex testcases co-ordinated across the whole environment • Randomization • Sophisticated coverage analysis • Interoperability • Every customer we meet has legacy verification IP
  • 7. 7 Copyright © 2008 by Doulos. All rights reserved. Methodology (or just a toolkit?) • Tame the language monster • e, SystemVerilog, C++ are big and complicated • Many ways to solve a problem • Wheel reinvention is a hazard • Toolkit • OOP encourages encapsulation of standard functionality in base classes • Ideal for component hierarchy, reporting, block-to-block communication, DUT connectivity • Methodology • Published methodology encourages interoperability and re-use • Promote best practice
  • 8. 8 Copyright © 2008 by Doulos. All rights reserved. Mature Language Standards • IEEE 1076 VHDL • IEEE 1850™ PSL • IEEE 1364 Verilog • IEEE 1800™ SystemVerilog • IEEE 1647™ e • ISO/IEC 14882 C++ • IEEE 1666™ SystemC • Tcl/Tk, Perl List unchanged for 4 years... 8 FPGA, RTL, Europe, Mil-Aero ASIC, RTL, USA/RoW Hardware verification Virtual hardware prototypes for S/W dev Hardware verification Crude Caricature Modelling, verification Scripting
  • 9. 9 Copyright © 2008 by Doulos. All rights reserved. New Standards Activity • Verilog and SystemVerilog unified • LRM this year, currently in ballot feedback • Major enhancements to assertions • Verification methodology • OVM 2.0, OVM-SC • VMM open-source • eRM3 - e / SV interoperability (Cadence) • OVM / VMM interoperability (Accellera) • SystemC TLM-2.0
  • 10. 10 Copyright © 2008 by Doulos. All rights reserved. The Big Methodology Players www.ovmworld.org www.vmmcentral.org www.cadence.comeRM
  • 11. 11 Copyright © 2008 by Doulos. All rights reserved. Environment Static View of Testbench DUT active agent Driver BFM Monitor BFM Sequ- encer passive agent Driver BFM Monitor BFM Sequ- encer checkerConfiguration simple ports (e) virtual interfaces (SV) eRM
  • 12. 12 Copyright © 2008 by Doulos. All rights reserved. Static View of Testbench (VMM) DUT Generator ... test_env env = new; env.run(); ... Transactor Driver Self Check Monitor High level transactions Checker Monitor Functional Coverage Properties Checker Atomic transactions Constraints; directed tests
  • 13. 13 Copyright © 2008 by Doulos. All rights reserved. OVM Key Features • Constrained random, coverage-driven verification • Separation of tests from verification environment • Configuration of verification environment • through a table • Verification IP reuse (canonical structure and guidelines) • TLM communication • Automation (where missing from SystemVerilog language) • Hierarchical sequential stimulus (sequences) • Standardized messaging
  • 14. 14 Copyright © 2008 by Doulos. All rights reserved. eRM Key Features • Constrained random, coverage-driven verification • Separation of tests from verification environment • Configuration of verification environment • through AOP extension and pre-run constraints • Verification IP reuse (rigorously standardized rules) • Communication via ports • Automation (using e language's macro features) • Hierarchical sequential stimulus (sequences) • Standardized messaging
  • 15. 15 Copyright © 2008 by Doulos. All rights reserved. VMM Key Features • Constrained random, coverage-driven verification • Configuration of verification environment • through configuration objects passed to verification components • Verification IP reuse (conventions) • Communication via channels, callbacks, notifications • Automation (scripts and macros) • Hierarchical sequential stimulus (scenarios) • Standardized messaging • Strongly influenced by RVM (Synopsys Vera)
  • 16. 16 Copyright © 2008 by Doulos. All rights reserved. Structure of an OVM Component class my_driver extends ovm_driver #(my_transaction); // ovm_seq_item_pull_port #(...) seq_item_port; my_dut_if_wrapper m_dut_if; function new(string name, ovm_component parent); super.new(name, parent); endfunction: new function void build; super.build(); endfunction: build virtual task run; forever begin ... end endtask: run endclass: my_driver TLM port (inherited) Connection to DUT Constructor Build phase callback Run phase callback Base class
  • 17. 17 Copyright © 2008 by Doulos. All rights reserved. Phase Methods (OVM) build connect end_of_elaboration start_of_simulation run extract check report Call factory Make TLM connections After connections hardened Post-processing Task (executed concurrently) Get ready to run Similar phase arrangements in VMM, eRM
  • 18. 18 Copyright © 2008 by Doulos. All rights reserved. Reconfigurable Environment (OVM) DUT Reusable verification environment Scoreboard Virtual sequencer Monitor Existing verification component Existing verification component Sequencer DriverMonitor Config Test Test set_config_* Customize environments set_inst_override_* set_type_override_* Customize types By type or instance path
  • 19. 19 Copyright © 2008 by Doulos. All rights reserved. Layered Sequential Stimulus DUTDriverDrive transactions into DUT tx1 tx2 tx3 Constrained random sequence of transactions seq1 seq2seq2 Virtual or layered sequences tx1 Tests enumerate possible top-level sequences Randomized transactions are not enough
  • 20. 20 Copyright © 2008 by Doulos. All rights reserved. ovm_env ovm_agent Virtual Sequences ovm_sequencer ovm_driver ovm_sequencer Component hierarchy Stimulus hierarchy (co-ordinated interfaces) DUT dut_if ovm_agent ovm_sequencer ovm_driver dut_if ovm_sequence ovm_sequence_item ovm_sequence
  • 21. 21 Copyright © 2008 by Doulos. All rights reserved. Scenario Generator (VMM) Verification environment Scenario generator Downstream transactor generator's output channel atomic scenario_set burst[1] [0] RMW[2] burst items select_scenario select copies of items
  • 22. 22 Copyright © 2008 by Doulos. All rights reserved. Now and Next • VMM: rapidly growing collection of "applications" • register abstraction layer, hierarchy, ... • OVM/VMM interoperability toolkits/standards • OVM/eRM mixed-language tools • OVM-SC • Increasing availability of verification IP
  • 23. 23 Copyright © 2008 by Doulos. All rights reserved. Conclusion • Interesting times • standards don't always keep up with user needs • Challenges for users choosing a new approach: • tools? • methodology? • decisions are not yet completely decoupled • Training is important: • VMM, OVM, eRM are not difficult ... • ... but jump-starting your efforts pays dividends
  • 24. 24 Copyright © 2008 by Doulos. All rights reserved.