SlideShare a Scribd company logo
Time-Triggered Architectures
The Time-Triggered Architecture:
           What Is It?
-The Time-Triggered Architecture (TTA) is a
  platform for safety-critical embedded systems
  E.g., aircraft and engine flight control
-Functionally, it is a TDMA (time-triggered) serial
  bus
-“Bus" understates its criticality and sophistication
  *It is the safety-critical core of the systems built
  above it
• The components of a TTA will
  communicate using a time-triggered
  protocol.
  – Hardware support needed for running the
   protocol.
TTA: Where Did It Come From?
-Developed by the group of Hermann
  Kopetz, TU Vienna
-Commercialized by TTTech
-TTA is unique in being developed for mass-
  market for automobile applications (Audi,
  PSA etc.) but also used for aircraft
  applications (Honeywell)
• Application domains:
  – Automotive electronics
  – Fly-by-wire cockpits
  – Railway signaling systems
• Reason: time-deterministic executions.
The Main Idea
• Time-triggered
  – Every speaker is assigned a predetermined time slot.
  – After one round, the speaker gets a slot again.
  – Also, a topic-schedule has been worked out in
    advance.
     • Top1, Top2, Top4 in the first round.
     • Top1, Top3 and Top5 in the second round
     • Top2, Top4 and Top5 in the third round.
  – Ensure no one breaks the rules!
Basic Characteristics of TTA
• Exists in both bus and star topologies
  (logically still a bus)
• All functionality implemented in the
  distributed interfaces (called TTP/C
  controllers)
• And in the hub of the star topology (a
  modified controller)
• Creates a synchronous, TDMA ring on a
  broadcast bus
Time triggered arch.
Time-Triggered Architecture
Time-Triggered Architecture

             • Basic unit: NODE
             • Node:
                  A processor with memory
                  I-O subsystem
                  Operating system
                  Application software
                  Time-triggered communication
                   controller
Time-Triggered Architecture
            • Communication (TTA Protocol)
                 Nodes connect to each other via two
                independent channels.
                 The communication subsystem
                executes a periodic Time Division
                Multiple Access (TDMA) schedule.
                 Read a data frame + state information
                from CNI (Communication Node
                Interface) at predetermined fetch instant
                and deliver to the CNIs of all receiving
                nodes at predetermined delivery
                instants.
Time-Triggered Architecture
            • Communication
                All the TTPs in a cluster know this
               schedule.
                All nodes of a cluster have the “same”
               notion of global time. (achieved by
               synchronizing local time)
                fault-tolerant clock synchronization.
                TTA BUS topology.
System Overview
• Replicated
  communication channels
• The channel is a
  broadcast bus
• Access is by TDMA
  driven by progression of
  global time
• Local nodes time
  synchronized by TTP
• Communication by rapid
  and periodic message
  exchanges
Features of the TTP
• Fault-tolerance
• Only data signals (and no control signals)
  cross interfaces.
• Integrates numerous services
  –   Predictable message transmission
  –   Message acknowledgement in group communication
  –   Clock synchronization
  –   Membership
TTP Design Rationale
• Sparse time base
   – Messages are sent only at statically designated intervals
   – Inflexible compared to Event-triggered (ET) model, but easier to
     test
• Use of a priori knowledge
   – All nodes are aware of when each node is scheduled to transmit
• Broadcast
   – Correctness of transmitted message can be concluded as soon
     as one receiver acknowledges message delivery (broadcast
     medium)
Protocol Highlights

• Bus access
  – A FTU will have one or two time slots depending on class of
    fault-tolerance
  – Number of slots in a TDMA round given to an FTU may also be
    different
• Membership Service
  – If a message from a sending node does not occur in designated
    interval, its membership is set to 0 in other nodes
  – Membership checked before transmission. A node is alive if
     • Its internal error detection mechanism has not indicated error
     • At least one of its transmitted frames has been correctly
       acknowledged.
Protocol Highlights
• Temporary blackout handling
  – Correlated failure of a number of nodes
  – Identified by sudden drop in membership
  – Nodes send I-messages and perform local
    emergency control
  – After membership has stabilized, mode
    changed to global emergency service
Protocol Highlights
Temporal encapsulation of nodes
   – Communication bandwidth assigned statically
   – Time base is sparse- every input can be observed
     and reproduced exactly
• Testability
   – Easy to test the implementation in comparison to ET
   – Easy to simulate –finite number of execution
     scenarios
      • Uncontrolled interactions between nodes are prevented
      • Determinism: can replicate states of nodes
Strengths
• Can provide fault-tolerant real-time performance
• Practical (MARS platform), efficient, and
  scalable
   – Can be implemented using available hardware,
     signalling mechanisms
   – Low overhead
   – High data rates, used in both twisted fiber and optical
     channels
• Reusability, composability, and testability
Weaknesses
• The schedule is fixed so there is no bandwidth
  allocated for alarms and other spontaneous
  messages
• All fault-tolerance mechanism is implemented
  at system level, this means that very little
  “freedom” is left for application specific
  implementations
• Addition of nodes affects the existing system
  (although not the application)
• Time-Triggered architectures and
  protocols will become important.
• Seemingly simple
  – But quite sophisticated
• for time-deterministic, robust distributed
  systems.

More Related Content

PDF
GPRS : Architecture and Applications
Dr. Ramchandra Mangrulkar
 
PPTX
Fpga architectures and applications
Sudhanshu Janwadkar
 
PPTX
LPC 2148 ARM MICROCONTROLLER
sravannunna24
 
PPTX
Multi port memory
Sheikh Abdul Fahad
 
PPT
PRACTICAL HANDOFF CONSIDERATION
AJAL A J
 
PPT
Parallel computing chapter 3
Md. Mahedi Mahfuj
 
PPTX
Dram and its types
Muhammad Ishaq
 
PDF
CS8591 Computer Networks - Unit I
pkaviya
 
GPRS : Architecture and Applications
Dr. Ramchandra Mangrulkar
 
Fpga architectures and applications
Sudhanshu Janwadkar
 
LPC 2148 ARM MICROCONTROLLER
sravannunna24
 
Multi port memory
Sheikh Abdul Fahad
 
PRACTICAL HANDOFF CONSIDERATION
AJAL A J
 
Parallel computing chapter 3
Md. Mahedi Mahfuj
 
Dram and its types
Muhammad Ishaq
 
CS8591 Computer Networks - Unit I
pkaviya
 

What's hot (20)

PPTX
Memory management
Muhammad Fayyaz
 
PPTX
UART(universal asynchronous receiver transmitter ) PPT
Sai_praneeth
 
PPT
Transmission Media
Devika Rangnekar
 
PPT
FPGA
subin mathew
 
PPTX
Carrier-sense multiple access with collision avoidance CSMA/CA
Soumen Santra
 
PPT
Fpga Knowledge
ranvirsingh
 
PPTX
Cocomo pooja jadhav
PoojaJadhav120
 
PDF
7. data link layer error detection and correction codes - parity and checksum
JAIGANESH SEKAR
 
PDF
Unit 2 processor&memory-organisation
Pavithra S
 
PPT
Computer architecture cache memory
Mazin Alwaaly
 
PPTX
Task migration in os
uos lahore pakistan
 
DOCX
Altera flex
Sharmil Nila
 
PPTX
wireless network IEEE 802.11
Shreejan Acharya
 
PPTX
Direct memory access (dma) with 8257 DMA Controller
Muhammed Afsal Villan
 
PPTX
Encoding Techniques
Goriha Naveed
 
PPTX
Ram and its types
FARAZ QURESHI(BLACK HAT)
 
PPTX
Media Access Layer
Kamal Acharya
 
PPTX
PCI & ISA bus
Sushant Burde
 
PDF
Unit VI CPLD-FPGA Architecture
Principal,Guru Nanak Institute of Technology, Nagpur
 
PDF
Architecture of TPU, GPU and CPU
GlobalLogic Ukraine
 
Memory management
Muhammad Fayyaz
 
UART(universal asynchronous receiver transmitter ) PPT
Sai_praneeth
 
Transmission Media
Devika Rangnekar
 
Carrier-sense multiple access with collision avoidance CSMA/CA
Soumen Santra
 
Fpga Knowledge
ranvirsingh
 
Cocomo pooja jadhav
PoojaJadhav120
 
7. data link layer error detection and correction codes - parity and checksum
JAIGANESH SEKAR
 
Unit 2 processor&memory-organisation
Pavithra S
 
Computer architecture cache memory
Mazin Alwaaly
 
Task migration in os
uos lahore pakistan
 
Altera flex
Sharmil Nila
 
wireless network IEEE 802.11
Shreejan Acharya
 
Direct memory access (dma) with 8257 DMA Controller
Muhammed Afsal Villan
 
Encoding Techniques
Goriha Naveed
 
Ram and its types
FARAZ QURESHI(BLACK HAT)
 
Media Access Layer
Kamal Acharya
 
PCI & ISA bus
Sushant Burde
 
Architecture of TPU, GPU and CPU
GlobalLogic Ukraine
 
Ad

Similar to Time triggered arch. (20)

PPT
automtoive embedded flexray in embedded systems
dpitsystems22
 
PPTX
WSN-IEEE 802.15.4 -MAC Protocol
ArunChokkalingam
 
PPT
Embedded System serial Communication.ppt
vipulkondekar
 
PPTX
CISSP - Chapter 4 - Intranet and extranets
Karthikeyan Dhayalan
 
PDF
Precision Time Synchronization
Krishna Sankar
 
PPTX
Real Time Operating Systems
Pawandeep Kaur
 
PPT
08 multiplexing
Musman Athar
 
PPT
tutorial-Deterministic-Ethernet-stp.ppt
ssuser3855be
 
PPT
08 multiplexing
Musman Athar
 
PDF
FlexRay.pdf
ssuser9756be1
 
PPT
NETWORK DESIGN.ppt
dheepaT2
 
PPT
21-Classification of Real time system-12-02-2025.ppt
whello732
 
PPTX
MC PPT.pptx
maheswaricse
 
PPTX
Ch 02 (1)
Shraddha Patel
 
PPTX
Ch 02 (1)
Shraddha Patel
 
PPTX
Wsn protocols
nooralleema
 
PPT
Atm intro
Mohd Arif
 
PDF
Vsat day-2008-comtech
SSPI Brasil
 
PPTX
Rtp
Khant Oo
 
PPTX
Traffic-adaptive Medium Access Protocol
Gaurav Chauhan
 
automtoive embedded flexray in embedded systems
dpitsystems22
 
WSN-IEEE 802.15.4 -MAC Protocol
ArunChokkalingam
 
Embedded System serial Communication.ppt
vipulkondekar
 
CISSP - Chapter 4 - Intranet and extranets
Karthikeyan Dhayalan
 
Precision Time Synchronization
Krishna Sankar
 
Real Time Operating Systems
Pawandeep Kaur
 
08 multiplexing
Musman Athar
 
tutorial-Deterministic-Ethernet-stp.ppt
ssuser3855be
 
08 multiplexing
Musman Athar
 
FlexRay.pdf
ssuser9756be1
 
NETWORK DESIGN.ppt
dheepaT2
 
21-Classification of Real time system-12-02-2025.ppt
whello732
 
MC PPT.pptx
maheswaricse
 
Ch 02 (1)
Shraddha Patel
 
Ch 02 (1)
Shraddha Patel
 
Wsn protocols
nooralleema
 
Atm intro
Mohd Arif
 
Vsat day-2008-comtech
SSPI Brasil
 
Traffic-adaptive Medium Access Protocol
Gaurav Chauhan
 
Ad

More from Gichelle Amon (20)

PPTX
Kerberos
Gichelle Amon
 
PPT
Network security
Gichelle Amon
 
PPT
Os module 2 d
Gichelle Amon
 
PPT
Os module 2 c
Gichelle Amon
 
PPT
Image segmentation ppt
Gichelle Amon
 
PPT
Lec3 final
Gichelle Amon
 
PPTX
Lec 3
Gichelle Amon
 
PPT
Lec2 final
Gichelle Amon
 
PPTX
Lec 4
Gichelle Amon
 
PPT
Lec1 final
Gichelle Amon
 
DOC
Module 3 law of contracts
Gichelle Amon
 
PPT
Transport triggered architecture
Gichelle Amon
 
PPT
Subnetting
Gichelle Amon
 
PPT
Os module 2 c
Gichelle Amon
 
PPT
Os module 2 ba
Gichelle Amon
 
PPT
Lec5
Gichelle Amon
 
PPT
Delivery
Gichelle Amon
 
PPT
Addressing
Gichelle Amon
 
PPT
6 spatial filtering p2
Gichelle Amon
 
PPT
5 spatial filtering p1
Gichelle Amon
 
Kerberos
Gichelle Amon
 
Network security
Gichelle Amon
 
Os module 2 d
Gichelle Amon
 
Os module 2 c
Gichelle Amon
 
Image segmentation ppt
Gichelle Amon
 
Lec3 final
Gichelle Amon
 
Lec2 final
Gichelle Amon
 
Lec1 final
Gichelle Amon
 
Module 3 law of contracts
Gichelle Amon
 
Transport triggered architecture
Gichelle Amon
 
Subnetting
Gichelle Amon
 
Os module 2 c
Gichelle Amon
 
Os module 2 ba
Gichelle Amon
 
Delivery
Gichelle Amon
 
Addressing
Gichelle Amon
 
6 spatial filtering p2
Gichelle Amon
 
5 spatial filtering p1
Gichelle Amon
 

Recently uploaded (20)

PDF
Presentation about Hardware and Software in Computer
snehamodhawadiya
 
PDF
Research-Fundamentals-and-Topic-Development.pdf
ayesha butalia
 
PPTX
AI in Daily Life: How Artificial Intelligence Helps Us Every Day
vanshrpatil7
 
PPTX
Agile Chennai 18-19 July 2025 Ideathon | AI Powered Microfinance Literacy Gui...
AgileNetwork
 
PDF
GDG Cloud Munich - Intro - Luiz Carneiro - #BuildWithAI - July - Abdel.pdf
Luiz Carneiro
 
PDF
Get More from Fiori Automation - What’s New, What Works, and What’s Next.pdf
Precisely
 
PDF
Economic Impact of Data Centres to the Malaysian Economy
flintglobalapac
 
PDF
How ETL Control Logic Keeps Your Pipelines Safe and Reliable.pdf
Stryv Solutions Pvt. Ltd.
 
PPTX
OA presentation.pptx OA presentation.pptx
pateldhruv002338
 
PDF
Accelerating Oracle Database 23ai Troubleshooting with Oracle AHF Fleet Insig...
Sandesh Rao
 
PDF
Tea4chat - another LLM Project by Kerem Atam
a0m0rajab1
 
PDF
CIFDAQ's Market Wrap : Bears Back in Control?
CIFDAQ
 
PDF
Google I/O Extended 2025 Baku - all ppts
HusseinMalikMammadli
 
PDF
Software Development Methodologies in 2025
KodekX
 
PPTX
Dev Dives: Automate, test, and deploy in one place—with Unified Developer Exp...
AndreeaTom
 
PPTX
AI and Robotics for Human Well-being.pptx
JAYMIN SUTHAR
 
PDF
Oracle AI Vector Search- Getting Started and what's new in 2025- AIOUG Yatra ...
Sandesh Rao
 
PDF
Doc9.....................................
SofiaCollazos
 
PDF
Using Anchore and DefectDojo to Stand Up Your DevSecOps Function
Anchore
 
PDF
Trying to figure out MCP by actually building an app from scratch with open s...
Julien SIMON
 
Presentation about Hardware and Software in Computer
snehamodhawadiya
 
Research-Fundamentals-and-Topic-Development.pdf
ayesha butalia
 
AI in Daily Life: How Artificial Intelligence Helps Us Every Day
vanshrpatil7
 
Agile Chennai 18-19 July 2025 Ideathon | AI Powered Microfinance Literacy Gui...
AgileNetwork
 
GDG Cloud Munich - Intro - Luiz Carneiro - #BuildWithAI - July - Abdel.pdf
Luiz Carneiro
 
Get More from Fiori Automation - What’s New, What Works, and What’s Next.pdf
Precisely
 
Economic Impact of Data Centres to the Malaysian Economy
flintglobalapac
 
How ETL Control Logic Keeps Your Pipelines Safe and Reliable.pdf
Stryv Solutions Pvt. Ltd.
 
OA presentation.pptx OA presentation.pptx
pateldhruv002338
 
Accelerating Oracle Database 23ai Troubleshooting with Oracle AHF Fleet Insig...
Sandesh Rao
 
Tea4chat - another LLM Project by Kerem Atam
a0m0rajab1
 
CIFDAQ's Market Wrap : Bears Back in Control?
CIFDAQ
 
Google I/O Extended 2025 Baku - all ppts
HusseinMalikMammadli
 
Software Development Methodologies in 2025
KodekX
 
Dev Dives: Automate, test, and deploy in one place—with Unified Developer Exp...
AndreeaTom
 
AI and Robotics for Human Well-being.pptx
JAYMIN SUTHAR
 
Oracle AI Vector Search- Getting Started and what's new in 2025- AIOUG Yatra ...
Sandesh Rao
 
Doc9.....................................
SofiaCollazos
 
Using Anchore and DefectDojo to Stand Up Your DevSecOps Function
Anchore
 
Trying to figure out MCP by actually building an app from scratch with open s...
Julien SIMON
 

Time triggered arch.

  • 2. The Time-Triggered Architecture: What Is It? -The Time-Triggered Architecture (TTA) is a platform for safety-critical embedded systems E.g., aircraft and engine flight control -Functionally, it is a TDMA (time-triggered) serial bus -“Bus" understates its criticality and sophistication *It is the safety-critical core of the systems built above it
  • 3. • The components of a TTA will communicate using a time-triggered protocol. – Hardware support needed for running the protocol.
  • 4. TTA: Where Did It Come From? -Developed by the group of Hermann Kopetz, TU Vienna -Commercialized by TTTech -TTA is unique in being developed for mass- market for automobile applications (Audi, PSA etc.) but also used for aircraft applications (Honeywell)
  • 5. • Application domains: – Automotive electronics – Fly-by-wire cockpits – Railway signaling systems • Reason: time-deterministic executions.
  • 6. The Main Idea • Time-triggered – Every speaker is assigned a predetermined time slot. – After one round, the speaker gets a slot again. – Also, a topic-schedule has been worked out in advance. • Top1, Top2, Top4 in the first round. • Top1, Top3 and Top5 in the second round • Top2, Top4 and Top5 in the third round. – Ensure no one breaks the rules!
  • 7. Basic Characteristics of TTA • Exists in both bus and star topologies (logically still a bus) • All functionality implemented in the distributed interfaces (called TTP/C controllers) • And in the hub of the star topology (a modified controller) • Creates a synchronous, TDMA ring on a broadcast bus
  • 10. Time-Triggered Architecture • Basic unit: NODE • Node:  A processor with memory  I-O subsystem  Operating system  Application software  Time-triggered communication controller
  • 11. Time-Triggered Architecture • Communication (TTA Protocol)  Nodes connect to each other via two independent channels.  The communication subsystem executes a periodic Time Division Multiple Access (TDMA) schedule.  Read a data frame + state information from CNI (Communication Node Interface) at predetermined fetch instant and deliver to the CNIs of all receiving nodes at predetermined delivery instants.
  • 12. Time-Triggered Architecture • Communication  All the TTPs in a cluster know this schedule.  All nodes of a cluster have the “same” notion of global time. (achieved by synchronizing local time)  fault-tolerant clock synchronization.  TTA BUS topology.
  • 13. System Overview • Replicated communication channels • The channel is a broadcast bus • Access is by TDMA driven by progression of global time • Local nodes time synchronized by TTP • Communication by rapid and periodic message exchanges
  • 14. Features of the TTP • Fault-tolerance • Only data signals (and no control signals) cross interfaces. • Integrates numerous services – Predictable message transmission – Message acknowledgement in group communication – Clock synchronization – Membership
  • 15. TTP Design Rationale • Sparse time base – Messages are sent only at statically designated intervals – Inflexible compared to Event-triggered (ET) model, but easier to test • Use of a priori knowledge – All nodes are aware of when each node is scheduled to transmit • Broadcast – Correctness of transmitted message can be concluded as soon as one receiver acknowledges message delivery (broadcast medium)
  • 16. Protocol Highlights • Bus access – A FTU will have one or two time slots depending on class of fault-tolerance – Number of slots in a TDMA round given to an FTU may also be different • Membership Service – If a message from a sending node does not occur in designated interval, its membership is set to 0 in other nodes – Membership checked before transmission. A node is alive if • Its internal error detection mechanism has not indicated error • At least one of its transmitted frames has been correctly acknowledged.
  • 17. Protocol Highlights • Temporary blackout handling – Correlated failure of a number of nodes – Identified by sudden drop in membership – Nodes send I-messages and perform local emergency control – After membership has stabilized, mode changed to global emergency service
  • 18. Protocol Highlights Temporal encapsulation of nodes – Communication bandwidth assigned statically – Time base is sparse- every input can be observed and reproduced exactly • Testability – Easy to test the implementation in comparison to ET – Easy to simulate –finite number of execution scenarios • Uncontrolled interactions between nodes are prevented • Determinism: can replicate states of nodes
  • 19. Strengths • Can provide fault-tolerant real-time performance • Practical (MARS platform), efficient, and scalable – Can be implemented using available hardware, signalling mechanisms – Low overhead – High data rates, used in both twisted fiber and optical channels • Reusability, composability, and testability
  • 20. Weaknesses • The schedule is fixed so there is no bandwidth allocated for alarms and other spontaneous messages • All fault-tolerance mechanism is implemented at system level, this means that very little “freedom” is left for application specific implementations • Addition of nodes affects the existing system (although not the application)
  • 21. • Time-Triggered architectures and protocols will become important. • Seemingly simple – But quite sophisticated • for time-deterministic, robust distributed systems.